参数资料
型号: XCS30-3VQ100C
厂商: Xilinx Inc
文件页数: 35/83页
文件大小: 0K
描述: IC FPGA 5V C-TEMP 100-VQFP
标准包装: 90
系列: Spartan®
LAB/CLB数: 576
逻辑元件/单元数: 1368
RAM 位总计: 18432
输入/输出数: 77
门数: 30000
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Spartan and Spartan-XL FPGA Families Data Sheet
40
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Readback Switching Characteristics Guidelines
The following guidelines reflect worst-case values over the
recommended operating conditions.
Figure 33: Spartan and Spartan-XL Readback Timing Diagram
Spartan and Spartan-XL Readback Switching Characteristics
Symbol
Description
Min
Max
Units
TRTRC
rdbk.TRIG
rdbk.TRIG setup to initiate and abort Readback
200
-
ns
TRCRT
rdbk.TRIG hold to initiate and abort Readback
50
-
ns
TRCRD
rdclk.I
rdbk.DATA delay
-
250
ns
TRCRR
rdbk.RIP delay
-
250
ns
TRCH
High time
250
500
ns
TRCL
Low time
250
500
ns
Notes:
1.
Timing parameters apply to all speed grades.
2.
If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.
TRTRC
TRCRT
TRCH
TRCRR
TRCRD
TRTRC
TRCRT
TRCL
DUMMY
rdbk.DATA
rdbk.RIP
rdclk.I
rdbk.TRIG
Finished
Internal Net
VALID
DS060_32_080400
VALID
相关PDF资料
PDF描述
XCS10XL-4VQ100C IC FPGA 3.3V C-TEMP 100-VQFP
HMC50DRAS CONN EDGECARD 100PS R/A .100 SLD
ACC65DRYI CONN EDGECARD 130PS .100 DIP SLD
XCS40XL-4PQ208C IC FPGA 3.3V C-TEMP 208-PQFP
AMC49DRTS CONN EDGECARD 98POS .100 DIP SLD
相关代理商/技术参数
参数描述
XCS30-3VQ100I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3VQ144C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3VQ144I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3VQ208C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3VQ208I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays