- 您现在的位置：买卖IC网 > PDF目录16522 > XR16V2751IM-0B-EB (Exar Corporation)EVAL BOARD FOR V2751 48TQFP PDF资料下载
参数资料
| 型号： | XR16V2751IM-0B-EB |
| 厂商： | Exar Corporation |
| 文件页数： | 7/52页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR V2751 48TQFP |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
XR16V2751
15
REV. 1.0.1
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO AND POWERSAVE FEATURE
2.12
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and 64 bytes of FIFO which includes a
byte-wide Receive Holding Register (RHR). The RSR uses the 16X/8X clock (EMSR bit-7) for timing. It verifies
and validates every bit on the incoming character in the middle of each data bit. On the falling edge of a start or
false start bit, an internal receiver counter starts counting at the 16X/8X clock rate. After 8 clocks (or 4 if 8X) the
start bit period should be at the center of the start bit. At this time the start bit is sampled and if it is still a logic
0 it is validated. Evaluating the start bit in this manner prevents the receiver from assembling a false character.
The rest of the data bits and stop bits are sampled and validated in this same manner to prevent false framing.
If there were any error(s), they are reported in the LSR register bits 2-4. Upon unloading the receive data byte
from RHR, the receive FIFO pointer is bumped and the error tags are immediately updated to reflect the status
of the data byte in RHR register. RHR can generate a receive data ready interrupt upon receiving a character
or delay until it reaches the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a
receive data ready time-out interrupt when data is not received for 4 word lengths as defined by LCR[1:0] plus
12 bits time. This is equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by IER bit-0.
2.12.1
Receive Holding Register (RHR) - Read-Only
The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift
Register. It provides the receive data interface to the host processor. The RHR register is part of the receive
FIFO of 64 bytes by 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. When
the FIFO is enabled by FCR bit-0, the RHR contains the first data character received by the FIFO. After the
RHR is read, the next character byte is loaded into the RHR and the errors associated with the current data
byte are immediately updated in the LSR bits 2-4.
FIGURE 8. RECEIVER OPERATION IN NON-FIFO MODE
Re ce ive Da ta S h ift
Re g iste r (R S R )
Re ce ive
D a ta B yte
and E rro rs
RHR In te rru p t (IS R b it-2 )
Re ce ive Da ta
H o ld in g R e g iste r
(RHR)
RX F IF O 1
16X or 8X C lock
(E M S R bit-7)
Re c e iv e Da ta Ch a ra c te rs
D a ta B it
V a lidatio n
Erro r
T ags in
LS R b its
4:2
相关PDF资料 |
PDF描述 |
|---|---|
| LBR2518T100M | INDUCTOR WOUND 10UH 235MA 1007 |
| VE-JVX-EZ-S | CONVERTER MOD DC/DC 5.2V 25W |
| A3CCH-2418G | IDC CABLE - AKC24H/AE24G/AKC24H |
| BA6238A | IC DRIVER REV MOTOR 2CH HSIP10 |
| M1UXK-1440K | IDC CABLE - MKS14K/MC14F/X |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR16V2751IM-F | 功能描述:UART 接口集成电路 W/64 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR16V2752 | 制造商:EXAR 制造商全称:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
| XR16V2752_07 | 制造商:EXAR 制造商全称:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
| XR16V2752IJ | 制造商:EXAR 制造商全称:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
| XR16V2752IJ-F | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。