- 您现在的位置：买卖IC网 > PDF目录16433 > XR16V598IQ-0B-EVB (Exar Corporation)EVAL BOARD FOR XR16V598-A 100QFP PDF资料下载
参数资料
| 型号： | XR16V598IQ-0B-EVB |
| 厂商： | Exar Corporation |
| 文件页数： | 5/58页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR16V598-A 100QFP |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
XR16V598
13
REV. 1.0.3
2.25V TO 3.6V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO
2.9
THR and RHR Register Locations
The THR and RHR register addresses for channel 0 to channel 7 are shown in Table 5 below. The THR and
RHR for channels 0 to 7 are located at address 0x00, 0x10, 0x20, 0x30, 0x40, 0x50, 0x60 and 0x70
respectively. Transmit data byte is loaded to the THR when writing to that address and receive data is
unloaded from the RHR register when reading that address. Both THR and RHR registers are 16C550
compatible in 8-bit format, so each bus operation can only write or read in bytes.
FIGURE 7. RECEIVER OPERATION IN NON-FIFO MODE
FIGURE 8. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE
Receive Data Shift
Register (RSR)
Receive
Data Byte
and Errors
RHR Interrupt (ISR bit-2)
Receive Data
Holding Register
(RHR)
RXFIFO 1
16X or 8X or 4X Clock
Receive Data Characters
Data Bit
Validation
Error
Tags in
LSR bits
4:2
Receive Data Shift
Register (RSR)
RXFIFO1
16X or 8X or 4X Clock
Error
T
a
gs
(64-
sets)
E
rro
rT
a
g
s
i
n
LSR
bi
ts
4:
2
16 bytes by 11-bit
wide
FIFO
Receive Data Characters
FIFO Trigger=8
Example:
- RX FIFO trigger level selected at 8 bytes
(See Note Below)
Data fills to 14
Data falls to 4
Data Bit
Validation
Receive
Data FIFO
Receive
Data
Receive Data
Byte and Errors
RHR Interrupt (ISR bit-2) programmed for
desired FIFO trigger level.
FIFO is Enabled by FCR bit-0=1
RTS# de-asserts when data fills above the flow
control trigger level to suspend remote transmitter.
Enable by EFR bit-6=1, MCR bit-1.
RTS# re-asserts when data falls below the flow
control trigger level to restart remote transmitter.
Enable by EFR bit-6=1, MCR bit-1.
相关PDF资料 |
PDF描述 |
|---|---|
| CM322522-820KL | INDUCTOR 82UH 60MA SMD |
| VI-2V2-EX | CONVERTER MOD DC/DC 15V 75W |
| XR16V598IQ-0A-EVB | EVAL BOARD FOR XR16V598-A 100QFP |
| APX809-46SRG-7 | IC MPU RESET CIRC 4.63V SOT23R-3 |
| 176819-000 | SOLDERSLEEVE LO-FIRE 11.5MM DIA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR16V598IQ100 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.25V TO 3.6V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO |
| XR16V598IQ100-F | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR16V654 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO |
| XR16V654_0709 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO |
| XR16V654D | 制造商:EXAR 制造商全称:EXAR 功能描述:2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO |
发布紧急采购，3分钟左右您将得到回复。