- 您现在的位置：买卖IC网 > PDF目录16821 > XR17V354IB-E8-EVB (Exar Corporation)EVAL BRD FOR XR17V354-E8 176BGA PDF资料下载
参数资料
| 型号： | XR17V354IB-E8-EVB |
| 厂商： | Exar Corporation |
| 文件页数： | 42/66页 |
| 文件大小： | 0K |
| 描述： | EVAL BRD FOR XR17V354-E8 176BGA |
| 产品培训模块： | PCIe UARTs |
| 标准包装： | 1 |
| 主要目的： | 接口，UART |
| 嵌入式： | 否 |
| 已用 IC / 零件： | XR17V354 |
| 已供物品： | 板 |
| 其它名称： | 1016-1613 XR17V354IB-E8-EVB-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
XR17V354
47
REV. 1.0.3
HIGH PERFORMANCE QUAD PCI-EXPRESS UART
4.4.2
IER versus Receive/Transmit FIFO Polled Mode Operation
When FCR bit [0] equals a logic 1 for FIFO enable; resetting IER bits [3:0] enables the XR16V354 in the FIFO
polled mode of operation. Since the receiver and transmitter have separate bits in the LSR either can be used
in the polled mode by selecting respective transmit or receive control bit(s).
A. LSR BIT-0 indicates there is data in RHR (non-FIFO mode) or RX FIFO (FIFO mode).
B. LSR BIT-1 indicates an overrun error has occurred and that data in the FIFO may not be valid.
C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
D. LSR BIT-5 indicates THR (non-FIFO mode) or TX FIFO (FIFO mode) is empty.
E. LSR BIT-6 indicates when both the transmit FIFO and TSR are empty.
F. LSR BIT-7 indicates a data error in at least one character in the RX FIFO.
IER[7]: CTS# Input Interrupt Enable (requires EFR bit [4]=1)
Logic 0 = Disable the CTS# interrupt (default).
Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# pin makes a transition from
LOW to HIGH.
IER[6]: RTS# Output Interrupt Enable (requires EFR bit [4]=1)
Logic 0 = Disable the RTS# interrupt (default).
Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when RTS# pin makes a transition from
LOW to HIGH.
IER[5]: Xoff Interrupt Enable (requires EFR bit [4]=1)
Logic 0 = Disable the software flow control, receive Xoff interrupt (default).
Logic 1 = Enable the software flow control, receive Xoff interrupt. See Software Flow Control section for
details.
IER[4]: Reserved
IER[3]: Modem Status Interrupt Enable
The Modem Status Register interrupt is issued whenever any of the delta bits of the MSR register (bits [3:0]) is
set.
Logic 0 = Disable the modem status register interrupt (default).
Logic 1 = Enable the modem status register interrupt.
IER[2]: Receive Line Status Interrupt Enable
An Overrun error, Framing error, Parity error or detection of a Break character will result in an LSR interrupt.
The V354 will issue an LSR interrupt immediately after receiving a character with an error. It will again re-issue
the interrupt (if the first one has been cleared by reading the LSR register) when the character with the error is
on the top of the FIFO, meaning the next one to be read out of the FIFO.
For example, let’s consider an incoming data stream of 0x55, 0xAA, etc. and that the character 0xAA has a
Parity error associated with it. Let’s assume that the character 0x55 has not been read out of the FIFO yet. The
V354v354 will issue an interrupt as soon as the stop bit of the character 0xAA is received. The LSR register will
have only the FIFO error bit (bit [7]) set and none of the other error bits (bits [4:1]) will be set, since the byte on
the top of the FIFO is 0x55 which does not have any errors associated with it. When this byte has been read
out, the V354 will issue another LSR interrupt and this time the LSR register will show the Parity bit (bit [2]) set.
Logic 0 = Disable the receiver line status interrupt (default).
Logic 1 = Enable the receiver line status interrupt.
相关PDF资料 |
PDF描述 |
|---|---|
| V150B28E150B2 | CONVERTER MOD DC/DC 28V 150W |
| EBM25DRMD | CONN EDGECARD 50POS .156 WW |
| RPS0J820MCN1GS | CAP ALUM 82UF 6.3V 20% SMD |
| H8PPS-2406G | DIP CABLE - HDP24S/AE24G/HDP24S |
| XR17V354IB-E4-EVB | EVAL BRD FOR XR17V354-E4 176BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR17V358 | 制造商:EXAR 制造商全称:EXAR 功能描述:HIGH PERFORMANCE OCTAL PCI EXPRESS UART |
| XR17V358IB-0A-EVB | 功能描述:界面开发工具 Eval Board for XR17V358IB-0A RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR17V358IB176-F | 功能描述:UART 接口集成电路 8 Channel PCIe UART w/256 Byte FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR17V358IB176-F | 制造商:Exar Corporation 功能描述:IC OCTAL UART 25MBPS 3.6V 176-BGA |
| XR17V358IB-E4-EVB | 功能描述:界面开发工具 Eval Board for XR17V358IB-E4 RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。