- 您现在的位置：买卖IC网 > PDF目录16602 > XR20M1280L40-0B-EB (Exar Corporation)EVAL BOARD FOR XR20M1280L40 PDF资料下载
参数资料
| 型号： | XR20M1280L40-0B-EB |
| 厂商： | Exar Corporation |
| 文件页数： | 16/63页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR20M1280L40 |
| 产品培训模块： | XR21V141x Full-Speed USB UART Family UARTs with Integrated Level Shifters |
| 标准包装： | 1 |
| 主要目的： | 接口，UART |
| 已用 IC / 零件： | XR20M1280L40 |
| 已供物品： | 板 |
| 其它名称： | 1016-1627 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页
XR20M1280
23
REV. 1.0.0
I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
1.16.1
RS-485 Setup Time
By default, the RTS# pin is asserted immediately before there is data on the TX output pin. For faster baud
rates, it may be possible that data is lost due to a long start-up time for an RS-485 transceiver. The M1280 can
delay the data from 0-15 bit times to allow the RS-485 transceiver to start up (See ”Section , SHR[7:4]: RS-
1.16.2
RS-485 Turn-Around Delay
At the end of sending data, the RTS# pin is de-asserted immediately after the TX pin goes idle. The RTS# pin
can be programmed to delay the RTS# from being asserted from 0-15 bit times (See ”Section , SHR[3:0]: RS-
485 Turn-Around Delay / Auto RTS Hysteresis” on page 40.). The delay optimizes the time needed for the
last transmission to reach the farthest station on a long cable network before switching off the line driver.
1.17
Normal Multidrop (9-bit) Mode - Receiver
Normal multidrop mode is enabled when SFR[6] = 1 (requires EFR[4] = 1) and EFR[5] = 0 (Special Character
Detect disabled). The receiver is set to Force Parity 0 (LCR[5:3] = ’111’) in order to detect address bytes.
With the receiver initially disabled, it ignores all the data bytes (parity bit = 0) until an address byte is received
(parity bit = 1). This address byte will cause the UART to set the parity error. The UART will generate an LSR
interrupt and place the address byte in the RX FIFO. The software then examines the byte and enables the
receiver if the address matches its slave address, otherwise, it does not enable the receiver.
If the receiver has been enabled, the receiver will receive the subsequent data. If an address byte is received,
it will generate an LSR interrupt. The software again examines the byte and if the address matches its slave
address, it does not have to do anything. If the address does not match its slave address, then the receiver
should be disabled.
1.17.1
Auto Address Detection - Receiver
Auto address detection mode is enabled when SFR[6] = 1 (requires EFR[4] = 1) and EFR bit-5 = 1. The
desired slave address will need to be written into the XOFF2 register. The receiver will try to detect an address
byte that matches the porgrammed character in the XOFF2 register. If the received byte is a data byte or an
address byte that does not match the programmed character in the XOFF2 register, the receiver will discard
these data.
Upon receiving an address byte that matches the XOFF2 character, the receiver will be
automatically enabled if not already enabled, and the address character is pushed into the RX FIFO along with
the parity bit (in place of the parity error bit). The receiver also generates an LSR interrupt. The receiver will
then receive the subsequent data. If another address byte is received and this address does not match the
programmed XOFF2 character, then the receiver will automatically be disabled and the address byte is
ignored. If the address byte matches XOFF2, the receiver will put this byte in the RX FIFO along with the parity
bit in the parity error bit.
1.18
Multidrop (9-bit) Mode - Transmitter
This feature simplifies sending an address byte (9th bit = 1) and improves the efficiency of the transmit data
routine for transmitting 9-bit data. In previous generation UARTs, the only way to send an address byte is by
changing the parity to Forced 1 parity, load the address byte in the THR, wait for the byte to be transmitted,
change the parity back to Forced 0 parity, then load data into the TX FIFO. In the XR20M1280, there’s no
waiting required and no changing parity. The transmit routine can set SFR[7]=1, then write the address byte
into the TX FIFO followed immediately by the data bytes. SFR[7] is self-clearing, therefore, if multiple address
bytes need to be transmitted, then SFR[7] will need to be set prior to each address byte written into the TX
FIFO. During initialization, the parity must be set to Force Parity 0 (LCR[5:3] = ’111’).
相关PDF资料 |
PDF描述 |
|---|---|
| RBB24DHLN | CONN EDGECARD 48POS DIP .050 SLD |
| RBB24DHLD | CONN EDGECARD 48POS DIP .050 SLD |
| EBM25DRUI | CONN EDGECARD 50POS DIP .156 SLD |
| HMC07DRYS | CONN EDGECARD 14POS DIP .100 SLD |
| HCC12DRYS | CONN EDGECARD 24POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR20V2170 | 制造商:EXAR 制造商全称:EXAR 功能描述:I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER |
| XR20V2170IL40 | 制造商:EXAR 制造商全称:EXAR 功能描述:I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER |
| XR20V2170IL40-F | 功能描述:UART 接口集成电路 Transceiver RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR20V2170L40-0A-EB | 功能描述:界面开发工具 Supports V2170 40pin QFN,I2C Interface RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR20V2170L40-0B-EB | 功能描述:UART 接口集成电路 Supports V2170 40pin QFN,SPI Interface RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。