参数资料
型号: XR68C92IV-F
厂商: Exar Corporation
文件页数: 9/33页
文件大小: 0K
描述: DUAL CHANNEL UART 44LQFP
标准包装: 160
特点: *
通道数: 2,DUART
FIFO's: 16 字节
电源电压: 2.97 V ~ 5.5 V
带自动流量控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 44-LQFP
供应商设备封装: 44-LQFP(10x10)
包装: 托盘
XR68C92/192
17
Rev. 1.33
MODE REGISTER 0 (MR0A, MR0B)
This register is accessed only when command is
applied via CRA, CRB register (upper nibble = 0xB).
After reading or writing to MR0A (or MR0B) register,
the mode register pointer will point to MR1A (or MR1B)
register.
MR0A Bit-0:
Extended baud rate table selection for both channels.
0 = Normal baud rate tables
1 = Extended baud rate tables 1
MR0A Bit-1: Special Function.
0 = Normal
1 = Factory test mode
MR0A Bit-2:
Extended baud rate table selection for both channels.
0 = Normal baud rate tables
1 = Extend baud rate tables 2
MR0A Bit-3, MR0B Bits 3-0:
Not Used. Any write to this bit is ignored.
MR0A, MR0B Bits 5-4:
Transmit trigger level select.
Bit-5
Bit-4
XR68C92
0
8 FIFO locations empty (default)
0
1
4 FIFO locations empty
1
0
6 FIFO locations empty
1
1 FIFO location empty
Bit-5
Bit-4
XR68C192
0
16 FIFO locations empty (default)
0
1
6 FIFO locations empty
1
0
12 FIFO locations empty
1
1 FIFO location empty
MR0A, MR0B Bit-6:
Receive trigger level select. This bit is associated with
MR1 Bit-6.
MR0 Bit-6
MR1 Bit-6
XR68C92
0
1 byte in FIFO (default)
0
1
3 bytes in FIFO
1
0
6 bytes in FIFO
1
8 bytes in FIFO
MR0 Bit-6
MR1 Bit-6
XR68C192
0
1 byte in FIFO (default)
0
1
6 bytes in FIFO
1
0
12 bytes in FIFO
1
16 bytes in FIFO
MR0A, MR0B Bit-7:
Receive time-out (watch dog timer).
0 = Disabled (default)
1 = Enabled
See description under 'Watchdog Timer'.
MODE REGISTER 1 (MR1A, MR1B)
MR1A, MR1B are accessed after reset or by command
applied via CRA, CRB register (upper nibble = 0x1).
After reading or writing to MR1A (or MR1B) register,
the mode register pointer will point to MR2A (or MR2B)
register.
MR1A, MR1B Bits 1-0:
Character Length
0 0 = 5 (default)
1 0 = 7
0 1 = 6
1 1 = 8
MR1A, MR1B Bit-2:
In non-Multidrop mode, this bit selects the parity.
0 = Even Parity (default)
1 = Odd Parity
In Multidrop mode, this bit is the Address/Data flag.
0 = Data (default)
1 = Address
MR1A, MR1B Bit 4-3: Parity mode.
00 = With parity (default)
10 = No parity
01 = Force parity
11 = Multidrop mode
MR1A, MR1B Bit-5: Data error mode.
0 = Single Character mode (default)
1 = Block (FIFO) mode
MR1A, MR1B Bit-6.
Receive trigger levels. See description under MR0 bit-
6.
MR1A, MR1B Bit-7: Receive RTS flow control.
0 = No RX RTS control function (default)
1 = Auto RX RTS control function
The output OP0 (OP1) serves as the -RTS signal for
channel A (channel B). Note that MR2 A/B bit-5 also
controls OP0 (OP1). Only one of MR1 bit-7 or MR2 bit-
5 should be set to '1'.
MODE REGISTER 2 (MR2A, MR2B)
This register is accessed
after any read or write
operation to MR1A (or MR1B) register is performed.
Any read or write to MR2A (or MR2B) does not change
the mode register pointer. User should use one of the
相关PDF资料
PDF描述
MS27479E10C35P CONN RCPT 13POS WALL MNT W/PINS
XR68C681CJ-F IC UART CMOS DUAL 44PLCC
MS27508E12F22SA CONN RCPT 22POS BOX MNT W/SCKT
XR88C192CJ-F IC UART FIFO DUAL 44PLCC
MS27508E12A22SA CONN RCPT 22POS BOX MNT W/SCKT
相关代理商/技术参数
参数描述
XR68C92IVTR-F 制造商:Exar Corporation 功能描述:UART 2-CH 8Byte FIFO 3.3V/5V 44-Pin LQFP T/R 制造商:Exar Corporation 功能描述:XR68C92IVTR-F
XR68M752 制造商:EXAR 制造商全称:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
XR68M752IB-0A-EVB 功能描述:界面开发工具 Eval Board for XR68M752IB-0A RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
XR68M752IB-0B-EVB 功能描述:界面开发工具 Eval Board for XR68M752IB Series RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
XR68M752IB49 制造商:EXAR 制造商全称:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO