- 您现在的位置：买卖IC网 > PDF目录11834 > XR88C681J-F (Exar Corporation)IC UART CMOS DUAL 44PLCC PDF资料下载
参数资料
| 型号： | XR88C681J-F |
| 厂商： | Exar Corporation |
| 文件页数： | 17/101页 |
| 文件大小： | 0K |
| 描述： | IC UART CMOS DUAL 44PLCC |
| 标准包装： | 27 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 1 字节，3 字节 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 带并行端口： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.59x16.59） |
| 包装： | 管件 |
| 其它名称： | 1016-1329 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
XR88C681
22
Rev. 2.11
Receiver problems such as Parity Error (PE), Receiver
Overrun Error (OE), or Framing Error (FE). The DUART
also does not offer the user to ability to configure one of
the output ports to relay the occurrence of any of these
conditions. Therefore, unless the user is implementing
some sort of “Data Link Layer” error checking scheme
such as CRC, the user is advised to “validate” the
received data by frequently reading the Status Register;
and checking for any non-zero upper-nibble values. This
is especially the case if the user has set the Error Mode to
“Character” (MR1n[5] = 0).
C.6 Servicing DUART Interrupts
Interrupt servicing with the XR88C681 DUART falls into
two broad categories: I-Mode and Z-Mode. I-Mode has
historically been referred to as the “Intel” Mode. Likewise,
the Z-Mode has been referred to as the “Zilog” Mode.
When the DUART is operating in the Z-Mode, the DUART
will place an 8 bit “interrupt vector” on the data bus, to the
CPU, during the “Interrupt Acknowledge” or IACK cycle.
The CPU will read this interrupt vector from the Data Bus,
and determine (from the Interrupt Vector data) the
location of the appropriate interrupt service routine, in
system memory. Additionally, the Z-Mode gives the user
a hardware approach to prioritize the interrupt requests
among numerous peripheral devices. This phenomenon
is discussed in greater detail in
Section C.6.2.
When the DUART is operating in the I-Mode, the DUART
will not provide any interrupt vector information to the
CPU, during the IACK cycle. Interrupt Vector information,
or any means to route program control to the appropriate
Interrupt Service Routine, is accomplished external to the
DUART.
The DUART will be in the I-Mode following power up or a
hardware reset. The user must invoke the “Set Z-Mode”
command, in order to command the DUART into the
Z-Mode.
Although the I-Mode has been referred to as the “Intel”
Mode, and the Z-Mode as the “Zilog” Mode; this does not
mean that the user should only operate the DUART in the
Z-Mode when interfacing a Zilog microprocessor, or in the
I-Mode when interfacing to an Intel microprocessor. The
division between I-Mode and Z-Mode is not necessary
along “corporate” lines. If you are interfacing the DUART
to the following microprocessors/ microcontrollers, then
the DUART must operate in the I-Mode.
D
8051 P
D
8080 CP
D
8085 P
D
68HC11 C
D
Z-80 P (Interrupt Modes 0 and 1)
However, the DUART should be operating in the Z-Mode
when interfacing the following microprocessors/
microcontrollers.
D
8088 P
D
8086 P
D
80286 - 80486 Ps
D
Pentium P
D
Z-80 P (Interrupt Modes 2)
The next few sections will provide detailed discussions of
DUART/Microprocessor
interfacing
and
interrupt
processing
on
each
of
the
above-mentioned
microprocessors.
From this discussion, a detailed
description of I-Mode Interrupt processing and Z-Mode
Interrupt processing will emerge.
C.6.1 I-Mode Interrupt Servicing
The DUART will be in the I-Mode following power up of the
IC, or a hardware reset. In general, a CPU interfacing to a
DUART operating in the I-Mode, will function as follows,
during interrupt servicing.
If the DUART requires interrupt service from the CPU, it
will asserts the -INTR pin to the CPU. Once the CPU has
detected the interrupt request, it will determine the
location of the appropriate interrupt service routine, and
will branch program control to that location. The CPU will
accomplish all of this without providing an “Interrupt
Acknowledge” signal or any further interaction with the
DUART. Once the CPU has eliminated the cause(s) of the
DUART’s interrupt request, the DUART will then negate
its -INTR pin. The CPU will then exit the “DUART”
interrupt service routine and will resume normal
processing.
In general there are two approaches that CPUs
commonly use to locate the appropriate interrupt service
routine, when interfaced with an I-Mode DUART.
D
Direct Interrupt Processing
D
(External) Vectored-Interrupt Processing
Direct Interrupt Processing
If a CPU employs “Direct Interrupt Processing” then once
the CPU has detected the interrupt request, and has
completed its current instruction, the CPU will branch
相关PDF资料 |
PDF描述 |
|---|---|
| ST16C552AIJ68-F | IC UART FIFO 16B DUAL 68PLCC |
| MS27474T10A98P | CONN RCPT 6POS JAM NUT W/PINS |
| XR88C192IV-F | IC UART FIFO DUAL 44LQFP |
| MS27484T8F35PA | CONN PLUG 6POS STRAIGHT W/PINS |
| ST16C2550IJ44-F | IC UART FIFO 16B DUAL 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR88C681JTR-F | 功能描述:UART 接口集成电路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR88C681MN-S0968 | 制造商:Exar Corporation 功能描述: |
| XR88C681N/40 | 制造商:EXAR 制造商全称:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681P/28 | 制造商:Exar Corporation 功能描述: |
| XR88C681P/28-F | 功能描述:UART 接口集成电路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。