参数资料
| 型号： | XRT73R06IB-F |
| 厂商： | Exar Corporation |
| 文件页数： | 47/68页 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 6CH 217BGA |
| 标准包装： | 126 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 6/6 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 217-BBGA |
| 供应商设备封装： | 217-BGA（23x23） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
á
XRT73R06
SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.0
48
7.2
ASYNCHRONOUS AND SYNCHRONOUS DESCRIPTION
Whether the LIU is configured for Asynchronous or Synchronous mode, the following descriptions apply. The
synchronous mode requires an input clock (PCLK) to be used as the microprocessor timing reference. Read
and Write operations are described below.
Read Cycle (For Pmode = "0" or "1")
Whenever the local P wishes to read the contents of a register, it should do the following.
1. Place the address of the target register on the address bus input pins Addr[7:0].
2. While the P is placing this address value on the address bus, the address decoding circuitry should
assert the CS pin of the LIU, by toggling it "Low". This action enables communication between the P and
the LIU microprocessor interface block.
3. Next, the P should indicate that this current bus cycle is a Read operation by toggling the RD input pin
"Low". This action enables the bi-directional data bus output drivers of the LIU.
4. After the P toggles the Read signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this
to inform the P that the data is available to be read by the P, and that it is ready for the next command.
5. After the P detects the RDY signal and has read the data, it can terminate the Read Cycle by toggling the
RD input pin "High".
6. The CS input pin must be pulled "High" before a new command can be issued.
Write Cycle (For Pmode = "0" or "1")
Whenever a local P wishes to write a byte or word of data into a register within the LIU, it should do the follow-
ing.
1. Place the address of the target register on the address bus input pins Addr[7:0].
2. While the P is placing this address value on the address bus, the address decoding circuitry should
assert the CS pin of the LIU, by toggling it "Low". This action enables communication between the P and
the LIU microprocessor interface block.
3. The P should then place the byte or word that it intends to write into the target register, on the bi-direc-
tional data bus D[7:0].
4. Next, the P should indicate that this current bus cycle is a Write operation by toggling the WR input pin
"Low". This action enables the bi-directional data bus input drivers of the LIU.
5. After the P toggles the Write signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this
to inform the P that the data has been written into the internal register location, and that it is ready for the
next command.
6. The CS input pin must be pulled "High" before a new command can be issued.
相关PDF资料 |
PDF描述 |
|---|---|
| XRT73R12IB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| XRT75L00DIV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
| XRT75L00IV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
| XRT75L02DIV-F | IC LIU E3/DS3/STS-1 2CH 100TQFP |
| XRT75L03DIV-F | IC LIU E3/DS3/STS-1 3CH 128LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73R12 | 制造商:EXAR 制造商全称:EXAR 功能描述:TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73R12_07 | 制造商:EXAR 制造商全称:EXAR 功能描述:TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73R12_0710 | 制造商:EXAR 制造商全称:EXAR 功能描述:TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73R12ES | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73R12IB | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。