- 您现在的位置：买卖IC网 > PDF目录48102 > YMF744B (Electronic Theatre Controls, Inc.) DS-1S PDF资料下载
参数资料
| 型号： | YMF744B |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | DS-1S |
| 中文描述： | 的DS - 1秒 |
| 文件页数： | 4/60页 |
| 文件大小： | 303K |
| 代理商： | YMF744B |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
YMF744B
February 3, 1999
-12-
b6................PER: Parity Error Response
This bit enables DS-1S responses to Parity Error.
“0”: DS-1S ignores all parity errors.
“1”: DS-1S performs error operation when DS-1S detects a parity error.
b8................SER: SERR# Enable
This bit enables DS-1S to drive SERR#.
“0”: Do not drive SERR#.
(default)
“1”: Drives SERR# when DS-1S detects an Address Parity Error on normal target cycle or a Data Parity
Error on special cycle.
06-07h: Status
Read / Write Clear
Default: 0210h
Access Bus Width: 8, 16, 32-bit
b15
b14
b13
b12
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
DPE
SSE
RMA
RTA
STA
DEVT
DPD
-
CAP
-
b4................CAP: Capability
(Read Only)
This bit indicates that DS-1S supports the capability register.
This bit is read only.
When 58-59h :
ACPI Mode register, ACPI bit is “0”, the bit is “1”. When ACPI bit is “1”, the bit is “0”.
b8................DPD: Data Parity Error Detected
This bit indicates that DS-1S detects a Data Parity Error during a PCI master cycle.
b[10:9] ........DEVT: DEVSEL Timing
This bit indicates that the decoding speed of DS-1S is Medium.
b11..............STA: Signaled Target Abort
This bit indicates that DS-1S terminates a transaction with Target Abort during a target cycle.
b12..............RTA: Received Target Abort
This bit indicates that a transaction is terminated with Target Abort while DS-1S is in the master memory
cycle.
b13..............RMA: Received Master Abort
This bit indicates that a transaction is terminated with Master Abort while DS-1S is in the master memory
cycle.
b14..............SSE: Signaled System Error
This bit indicates that DS-1S asserts SERR#.
b15..............DPE: Detected Parity Error
This bit indicates that DS-1S detects Address Parity Error or Data Parity Error during a transaction.
相关PDF资料 |
PDF描述 |
|---|---|
| YMF752 | AC97 Rev2.1 Audio CODEC with SRC |
| YMF752-S | AC97 Rev2.1 Audio CODEC with SRC |
| YMF753-S | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| YMF753 | AC97 Revision2.2 Audio CODEC with Digital Audio I/F |
| YMF754-R | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP128 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| YMF744BR | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Industrial Control IC |
| YMF744BV | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Industrial Control IC |
| YMF752 | 制造商:YAMAHA 制造商全称:YAMAHA CORPORATION 功能描述:AC97 Rev2.1 Audio CODEC with SRC |
| YMF752-S | 制造商:YAMAHA 制造商全称:YAMAHA CORPORATION 功能描述:AC97 Rev2.1 Audio CODEC with SRC |
| YMF753 | 制造商:YAMAHA 制造商全称:YAMAHA CORPORATION 功能描述:AC97 Revision2.2 Audio CODEC with Digital Audio I/F |
发布紧急采购，3分钟左右您将得到回复。