- 您现在的位置：买卖IC网 > PDF目录373781 > ZL10037 (Zarlink Semiconductor Inc.) Digital Satellite Tuner with RF Bypass PDF资料下载
参数资料
| 型号： | ZL10037 |
| 厂商： | Zarlink Semiconductor Inc. |
| 英文描述： | Digital Satellite Tuner with RF Bypass |
| 中文描述： | 数字卫星调谐器射频旁路 |
| 文件页数： | 9/33页 |
| 文件大小： | 410K |
| 代理商： | ZL10037 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
ZL10037
Data Sheet
9
Zarlink Semiconductor Inc.
2.1 PLL Registers
There are four registers that control the PLL:
The PLF bit is the PLL lock detect circuit output. The PLF bit is set after 64 consecutive comparison cycles in lock.
A chip-wide reset initializes the lock detect output to 0.
The 2[
14:8
] bits are the MSB bits of the LO Divider divide value.
The 2[
7:0
] bits are the LSB bits of the LO Divider divide value. The division ratio of the LO divider is fully
programmable to integer values within the range of 240 to 32767.
Note
that when the LO Divider divide value is to be changed, the new value is not actually presented to the LO
Divider until all of the 15-bit control word 2[
14:0
] has been programmed. Register 0 and 1 must be therefore be
programmed (in any order) before the LO divider is updated even if the only data change is in one of the registers.
The C[1:0] bits set the programmed charge pump current
.
The charge pump current is automatically increased to the next setting dependent on the VCO sub band that has
been selected by the VCO tuning algorithm. This is to compensate for changes in VCO gain and so provide
consistent PLL performance across all sub bands. Programming the highest charge pump value will not allow the
value to be incremented, therefore this value should not be programmed.
The value read back for the charge pump current is the actual value in use for the selected sub band.
Bit Field
Name
Default
Type
Description
7
PLF
2
[14:8]
-
R
PLL Lock Flag
6:0
0
R/W
MSB bits of LO Divider register
Table 3 - Register 0
Bit Field
Name
2
[7:0]
Default
Type
Description
7:0
0
R/W
LSB bits of LO Divider register
Table 4 - Register 1
Bit Field
Name
Default
Type
Description
7:6
-
0
R/W
Test modes
5:4
C[1:0]
0
R/W
Charge pump current
3:0
R[3:0]
0
R/W
Reference divider ratio
Table 5 - Register 2
C[1]
C[0]
Typ
Units
0
0
400
uA
0
1
550
uA
1
0
750
uA
1
1
1000
uA
Table 6 - Charge Pump Currents
相关PDF资料 |
PDF描述 |
|---|---|
| ZL10037LCF | Digital Satellite Tuner with RF Bypass |
| ZL10037LCF1 | Digital Satellite Tuner with RF Bypass |
| ZL10037LCG | Digital Satellite Tuner with RF Bypass |
| ZL10037LCG1 | Digital Satellite Tuner with RF Bypass |
| ZL10038LDG | MULTIMETER, DIGITAL; Accuracy, AC voltage range:+/-1.5% rdg + 3 digits; Accuracy, DC current range:+/-2.5% rdg + 3 digits; Accuracy, DC voltage range:+/-1.2% rdg + 3 digits; Accuracy, resistance range:+/-1.5%rdg + 3 digits; Current RoHS Compliant: NA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL10037LCF | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
| ZL10037LCF1 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
| ZL10037LCG | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
| ZL10037LCG1 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
| ZL10038LDG | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
发布紧急采购，3分钟左右您将得到回复。