参数资料
| 型号： | 11LC161T-I/MNY |
| 厂商： | Microchip Technology |
| 文件页数： | 9/44页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 16K SER IND 8TDFN |
| 标准包装： | 3,300 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 16K (2K x 8) |
| 速度： | 100kHz |
| 接口： | UNI/O?（单线） |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
11AAXXX/11LCXXX
3.6
Device Standby
3.8.1
FREQUENCY DRIFT
The 11XX features a low-power Standby mode during
which the device is waiting to begin a new command.
A high-to-low transition on SCIO will exit low-power
mode and prepare the device for receiving the start
header.
Standby mode will be entered upon the following
conditions:
? A NoMAK followed by a SAK (i.e., valid termina-
tion of a command)
? Reception of a standby pulse
Note: In the case of the WRITE , WRSR , SETAL , or
ERAL commands, the write cycle is initiated
upon receipt of the NoMAK, assuming all
other write requirements have been met.
Within a system, there is a possibility that frequencies
can drift due to changes in voltage, temperature, etc.
The re-synchronization circuitry provides some toler-
ance for such frequency drift. The tolerance range is
specified by two parameters, F DRIFT and F DEV . F DRIFT
specifies the maximum tolerable change in bus fre-
quency per byte. F DEV specifies the overall limit in fre-
quency deviation within an operation (i.e., from the end
of the start header until communication is terminated
for that operation). The start header at the beginning of
the next operation will reset the re-synchronization cir-
cuitry and allow for another F DEV amount of frequency
drift.
3.8.2 EDGE JITTER
Ensuring that edge transitions from the master always
3.7
Device Idle
occur exactly in the middle or end of the bit period is not
always possible. Therefore, the re-synchronization cir-
The 11XX features an Idle mode during which all serial
data is ignored until a standby pulse occurs. Idle mode
will be entered upon the following conditions:
? Invalid device address
? Invalid command byte, including Read, CRRD,
Write, WRSR, SETAL and ERAL during a write
cycle.
? Missed edge transition
? Reception of a MAK following a WREN , WRDI ,
SETAL , or ERAL command byte
? Reception of a MAK following the data byte of a
WRSR command
An invalid start header will indirectly cause the device
to enter Idle mode. Whether or not the start header is
invalid cannot be detected by the slave, but will
prevent the slave from synchronizing properly with the
master. If the slave is not synchronized with the
master, an edge transition will be missed, thus causing
the device to enter Idle mode.
3.8 Synchronization
At the beginning of every command, the 11XX utilizes
the start header to determine the master ’s bus clock
period. This period is then used as a reference for all
subsequent communication within that command.
The 11XX features re-synchronization circuitry which
will monitor the position of the middle data edge during
each MAK bit and subsequently adjust the internal time
reference in order to remain synchronized with the
master.
There are two variables which can cause the 11XX to
lose synchronization. The first is frequency drift,
defined as a change in the bit period, T E . The second is
edge jitter, which is a single occurrence change in the
position of an edge within a bit period, while the bit
period itself remains constant.
cuitry is designed to provide some tolerance for edge
jitter.
The 11XX adjusts its phase every MAK bit, so T IJIT
specifies the maximum allowable peak-to-peak jitter
relative to the previous MAK bit. Since the position of
the previous MAK bit would be difficult to measure by
the master, the minimum and maximum jitter values for
a system should be considered the worst-case. These
values will be based on the execution time for different
branch paths in software, jitter due to thermal noise,
etc.
The difference between the minimum and maximum
values, as a percentage of the bit period, should be cal-
culated and then compared against T IJIT to determine
jitter compliance.
Note: Because the 11XX only re-synchronizes
during the MAK bit, the overall ability to
remain synchronized depends on a combi-
nation of frequency drift and edge jitter (i.e.,
if the MAK bit edge is experiencing the max-
imum allowable edge jitter, then there is no
room for frequency drift). Conversely, if the
frequency has drifted to the maximum
amount tolerable within a byte, then no edge
jitter can be present.
? 2010 Microchip Technology Inc.
Preliminary
DS22067H-page 9
相关PDF资料 |
PDF描述 |
|---|---|
| 11AA161T-I/MNY | IC EEPROM 16K SER IND 8TDFN |
| ABC49DRYI-S93 | CONN EDGECARD 98POS DIP .100 SLD |
| 166291-1 | CONN SOCKET 24-20AWG 30GOLD |
| HMC43DRYS-S734 | CONN EDGECARD 86POS DIP .100 SLD |
| 166293-1 | CONN PIN 24-20AWG CRIMP GOLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 11LC161T-IMS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K-16K UNI/O? Serial EEPROM Family Data Sheet |
| 11LC161T-IP | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K-16K UNI/O? Serial EEPROM Family Data Sheet |
| 11LC161T-ISN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K-16K UNI/O? Serial EEPROM Family Data Sheet |
| 11LC161T-ITO | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K-16K UNI/O? Serial EEPROM Family Data Sheet |
| 11LC161T-ITT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K-16K UNI/O? Serial EEPROM Family Data Sheet |
发布紧急采购，3分钟左右您将得到回复。