参数资料
型号: 23A256T-I/ST
厂商: Microchip Technology
文件页数: 11/28页
文件大小: 0K
描述: IC SRAM 256KBIT 20MHZ 8TSSOP
产品培训模块: 23x640 and 23x256 SRAM Overview
标准包装: 2,500
格式 - 存储器: RAM
存储器类型: SRAM
存储容量: 256K (32K x 8)
速度: 20MHz
接口: SPI 串行
电源电压: 1.7 V ~ 1.95 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 8-TSSOP
包装: 带卷 (TR)
23A256/23K256
2.5
Read Status Register Instruction
( RDSR )
The mode bits indicate the operating mode of the
SRAM. The possible modes of operation are:
The Read Status Register instruction ( RDSR ) provides
access to the STATUS register. The STATUS register
may be read at any time. The STATUS register is
formatted as follows:
0 0 = Byte mode (default operation)
1 0 = Page mode
0 1 = Sequential mode
1 1 = Reserved
TABLE 2-2:
7 6
W/R W/R
STATUS REGISTER
5 4 3 2 1
– – – – –
0
W/R
Write and read commands are shown in Figure 2-7 and
Figure 2-8 .
The HOLD bit enables the Hold pin functionality. It must
be set to a ‘ 0 ’ before HOLD pin is brought low for HOLD
MODE MODE
0
0
0
0
0
HOLD
function to work properly. Setting HOLD to ‘ 1 ’ disables
W/R = writable/readable.
feature.
Bits 1 through 5 are reserved and should always be set
to ‘ 0 ’.
See Figure 2-7 for the RDSR timing sequence.
FIGURE 2-7:
CS
READ STATUS REGISTER TIMING SEQUENCE ( RDSR )
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
SCK
Instruction
SI
0
0
0
0
0
1
0
1
SO
High-Impedance
7
Data from STATUS Register
6 5 4 3 2
1
0
? 2008-2011 Microchip Technology Inc.
DS22100F-page 11
相关PDF资料
PDF描述
XCV200E-6FG256I IC FPGA 1.8V I-TEMP 256-FBGA
ACB95DHNT CONN EDGECARD 190PS .050 DIP SLD
XC4VLX15-10FFG676C IC FPGA VIRTEX-4 LX 15K 676-FBGA
25AA128-I/MF IC EEPROM 128KBIT 10MHZ 8DFN
ABB95DHNT CONN EDGECARD 190PS .050 DIP SLD
相关代理商/技术参数
参数描述
23A283F060DD1H1 制造商:REGAL BELOIT 功能描述:Electrolytic
23A283F075CG1H1 制造商:REGAL BELOIT 功能描述:Electrolytic
23A283F080DF1H1 制造商:REGAL BELOIT 功能描述:Electrolytic
23A-30 制造商:Aeroflex / Inmet 功能描述:ATTENUATOR - FIXED COAXIAL
23A323F050BI1H1 制造商:REGAL BELOIT 功能描述:Electrolytic