参数资料
| 型号： | 23A256T-I/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 6/28页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 256KBIT 20MHZ 8TSSOP |
| 产品培训模块： | 23x640 and 23x256 SRAM Overview |
| 标准包装： | 2,500 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM |
| 存储容量： | 256K (32K x 8) |
| 速度： | 20MHz |
| 接口： | SPI 串行 |
| 电源电压： | 1.7 V ~ 1.95 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
23A256/23K256
2.0
FUNCTIONAL DESCRIPTION
2.3
Read Sequence
2.1
Principles of Operation
The device is selected by pulling CS low. The 8-bit
READ instruction is transmitted to the 23X256 followed
The 23X256 is a 32,768-byte Serial SRAM designed to
interface directly with the Serial Peripheral Interface
(SPI) port of many of today’s popular microcontroller
families, including Microchip’s PIC ? microcontrollers. It
may also interface with microcontrollers that do not
have a built-in SPI port by using discrete I/O lines
programmed properly in firmware to match the SPI
protocol.
The 23X256 contains an 8-bit instruction register. The
device is accessed via the SI pin, with data being
clocked in on the rising edge of SCK. The CS pin must
be low and the HOLD pin must be high for the entire
operation.
Table 2-1 contains a list of the possible instruction
bytes and format for device operation. All instructions,
addresses and data are transferred MSB first, LSB last.
Data (SI) is sampled on the first rising edge of SCK
after CS goes low. If the clock line is shared with other
peripheral devices on the SPI bus, the user can assert
the HOLD input and place the 23X256 in ‘HOLD’ mode.
After releasing the HOLD pin, operation will resume
by the 16-bit address, with the first MSB of the address
being a “don’t care” bit. After the correct READ
instruction and address are sent, the data stored in the
memory at the selected address is shifted out on the
SO pin.
If operating in Page mode, after the first byte of data is
shifted out, the next memory location on the page can
be read out by continuing to provide clock pulses. This
allows for 32 consecutive address reads. After the
32nd address read the internal address counter wraps
back to the byte 0 address in that page.
If operating in Sequential mode, the data stored in the
memory at the next address can be read sequentially
by continuing to provide clock pulses. The internal
Address Pointer is automatically incremented to the
next higher address after each byte of data is shifted
out. When the highest address is reached (7FFFh),
the address counter rolls over to address 0000h,
allowing the read cycle to be continued indefinitely.
The read operation is terminated by raising the CS pin
( Figure 2-1 ).
from the point when the HOLD was asserted.
2.4
Write Sequence
2.2 Modes of Operation
The 23A256/23K256 has three modes of operation that
are selected by setting bits 7 and 6 in the STATUS
register. The modes of operation are Byte, Page and
Burst.
Byte Operation – is selected when bits 7 and 6 in the
STATUS register are set to 00 . In this mode, the read/
write operations are limited to only one byte. The
Command followed by the 16-bit address is clocked into
the device and the data to/from the device is transferred
on the next 8 clocks ( Figure 2-1 , Figure 2-2 ).
Page Operation – is selected when bits 7 and 6 in the
STATUS register are set to 10 . The 23A256/23K256 has
1024 pages of 32 Bytes. In this mode, the read and write
operations are limited to within the addressed page (the
address is automatically incremented internally). If the
data being read or written reaches the page boundary,
then the internal address counter will increment to the
start of the page ( Figure 2-3 , Figure 2-4 ).
Sequential Operation – is selected when bits 7 and 6
in the STATUS register are set to 01 . Sequential opera-
tion allows the entire array to be written to and read
from. The internal address counter is automatically
incremented and page boundaries are ignored. When
the internal address counter reaches the end of the
array, the address counter will roll over to 0x0000
( Figure 2-5 , Figure 2-6 ).
DS22100F-page 6
Prior to any attempt to write data to the 23X256, the
device must be selected by bringing CS low.
Once the device is selected, the Write command can
be started by issuing a WRITE instruction, followed by
the 16-bit address, with the first MSB of the address
being a “don’t care” bit, and then the data to be written.
A write is terminated by the CS being brought high.
If operating in Page mode, after the initial data byte is
shifted in, additional bytes can be shifted into the
device. The Address Pointer is automatically
incremented. This operation can continue for the entire
page (32 Bytes) before data will start to be overwritten.
If operating in Sequential mode, after the initial data
byte is shifted in, additional bytes can be clocked into
the device. The internal Address Pointer is automati-
cally incremented. When the Address Pointer reaches
the highest address (7FFFh), the address counter rolls
over to (0000h). This allows the operation to continue
indefinitely, however, previous data will be overwritten.
? 2008-2011 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| XCV200E-6FG256I | IC FPGA 1.8V I-TEMP 256-FBGA |
| ACB95DHNT | CONN EDGECARD 190PS .050 DIP SLD |
| XC4VLX15-10FFG676C | IC FPGA VIRTEX-4 LX 15K 676-FBGA |
| 25AA128-I/MF | IC EEPROM 128KBIT 10MHZ 8DFN |
| ABB95DHNT | CONN EDGECARD 190PS .050 DIP SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 23A283F060DD1H1 | 制造商:REGAL BELOIT 功能描述:Electrolytic |
| 23A283F075CG1H1 | 制造商:REGAL BELOIT 功能描述:Electrolytic |
| 23A283F080DF1H1 | 制造商:REGAL BELOIT 功能描述:Electrolytic |
| 23A-30 | 制造商:Aeroflex / Inmet 功能描述:ATTENUATOR - FIXED COAXIAL |
| 23A323F050BI1H1 | 制造商:REGAL BELOIT 功能描述:Electrolytic |
发布紧急采购，3分钟左右您将得到回复。