参数资料
| 型号： | 24AA52-I/P |
| 厂商： | Microchip Technology |
| 文件页数： | 6/36页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 400KHZ 8DIP |
| 产品培训模块： | I2C Serial EEPROM |
| 标准包装： | 60 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 100kHz，400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 8-PDIP |
| 包装： | 管件 |
| 其它名称： | 24AA52I/P |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
24AA52/24LCS52
3.0
FUNCTIONAL DESCRIPTION
4.4
Data Valid (D)
The 24XXX52 supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as a transmitter, and a device
receiving data, as a receiver. The bus has to be
controlled by a master device, which generates the
Serial Clock (SCL), controls the bus access and gener-
ates the Start and Stop conditions, while the 24XXX52
works as slave. Both master and slave can operate as
transmitter or receiver, but the master device
determines which mode is activated.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of data
bytes transferred between the Start and Stop
conditions is determined by the master device and is,
4.0
BUS CHARACTERISTICS
theoretically, unlimited; although only the last sixteen
will be stored when doing a write operation. When an
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
overwrite does occur, it will replace data in a first-in,
first-out (FIFO) fashion.
is not busy.
4.5
Acknowledge
? During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
Each receiving device, when addressed, is obliged to
generate an Acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse, which is associated with this Acknowledge bit.
Note: The 24XXX52 does not generate any
Acknowledge bits if an internal
4.1
Bus Not Busy (A)
programming cycle is in progress.
Both data and clock lines remain high.
The device that acknowledges has to pull down the
SDA line during the Acknowledge clock pulse in such a
4.2
Start Data Transfer (B)
way that the SDA line is stable low during the high
period of the acknowledge related clock pulse. Of
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
course, setup and hold times must be taken into
account. During reads, a master must signal an end-of-
data to the slave by not generating an Acknowledge bit
4.3
Stop Data Transfer (C)
on the last byte that has been clocked out of the slave.
In this case, the slave (24XXX52) will leave the data
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
line high to enable the master to generate the Stop
condition.
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
SCL
(A)
(B)
(D)
(D)
(C)
(A)
SDA
Start
Condition
DS21166K-page 6
Address or
Acknowledge
Valid
Data
Allowed
to Change
Stop
Condition
? 1996-2011 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| 24LCS22A-I/SN | IC EEPROM 2KBIT 400KHZ 8SOIC |
| 24LCS22AT-I/SN | IC EEPROM 2KBIT 400KHZ 8SOIC |
| XC2S100-5TQ144C | IC FPGA 2.5V 600 CLB'S 144-TQFP |
| 24LC22AT-I/SN | IC EEPROM 2KBIT 400KHZ 8SOIC |
| XC3S400A-4FT256C | IC SPARTAN-3A FPGA 400K 256FTBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24AA52T-I/MC | 功能描述:电可擦除可编程只读存储器 256x8 - 2.5V Industrial Temp RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24AA52T-I/MCG | 功能描述:电可擦除可编程只读存储器 256x8 - 1.8V Industrial Temp RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24AA52T-I/MNY | 功能描述:电可擦除可编程只读存储器 2K 256X8 2.5V SER EE IND RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24AA52T-I/MS | 功能描述:电可擦除可编程只读存储器 256x8 - 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 24AA52T-I/MSG | 功能描述:电可擦除可编程只读存储器 256x8 - 1.8V Lead Free Package RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。