参数资料
型号: 24C65/P
厂商: Microchip Technology
文件页数: 5/24页
文件大小: 0K
描述: IC EEPROM 64KBIT 400KHZ 8DIP
产品培训模块: I2C Serial EEPROM
标准包装: 60
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 64K (8K x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 4.5 V ~ 6 V
工作温度: 0°C ~ 70°C
封装/外壳: 8-DIP(0.300",7.62mm)
供应商设备封装: 8-PDIP
包装: 管件
产品目录页面: 1447 (CN2011-ZH PDF)
24AA65/24LC65/24C65
2.0
FUNCTIONAL DESCRIPTION
3.3
Stop Data Transfer (C)
The 24XX65 supports a bidirectional two-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus must be controlled
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
by a master device which generates the serial clock
3.4
Data Valid (D)
(SCL), controls the bus access and generates the Start
and Stop conditions, while the 24XX65 works as slave.
Both master and slave can operate as transmitter or
receiver, but the master device determines which mode
is activated.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
3.0
BUS CHARACTERISTICS
bit of data.
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
is not busy.
? During data transfer, the data line must remain
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
stable whenever the clock line is high. Changes in
3.5
Acknowledge
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 3-1).
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
3.1
Bus not Busy (A)
Note:
The 24XX65 does not generate any
Acknowledge bits if an internal program-
Both data and clock lines remain high.
ming cycle is in progress.
3.2
Start Data Transfer (B)
A device that acknowledges must pull down the SDA
line during the Acknowledge clock pulse in such a way
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
that the SDA line is stable low during the high period of
the acknowledge related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (24XX65) must leave the data line high to enable
the master to generate the Stop condition.
FIGURE 3-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
SCL
(A)
(B)
(D)
(D)
(C)
(A)
SDA
Start
Condition
Address or
Acknowledge
Data
Allowed
Stop
Condition
? 2008 Microchip Technology Inc.
Valid
To Change
DS21073K-page 5
相关PDF资料
PDF描述
24LC65-I/P IC EEPROM 64KBIT 400KHZ 8DIP
24C65-I/SM IC EEPROM 64KBIT 400KHZ 8SOIC
24C65/SM IC EEPROM 64KBIT 400KHZ 8SOIC
24LC65-I/SM IC EEPROM 64KBIT 400KHZ 8SOIC
SST39SF020A-70-4C-NHE IC FLASH MPF 2MBIT 70NS 32PLCC
相关代理商/技术参数
参数描述
24C65SM 制造商:Microchip Technology Inc 功能描述:
24C65-SM 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K 5.0V I 2 C Smart Serial EEPROM
24C65T/P 制造商:未知厂家 制造商全称:未知厂家 功能描述:EEPROM
24C65T-/P 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K 1.8V I2C Smart Serial O EEPROM
24C65T/SM 功能描述:电可擦除可编程只读存储器 8kx8 Smart RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8