- 您现在的位置：买卖IC网 > PDF目录4556 > 24LC01BT-I/MNY (Microchip Technology)IC EEPROM 1KBIT 400KHZ 8TDFN PDF资料下载
参数资料
| 型号： | 24LC01BT-I/MNY |
| 厂商： | Microchip Technology |
| 文件页数： | 11/34页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 1KBIT 400KHZ 8TDFN |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 1K (128 x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 标准包装 |
| 产品目录页面： | 1444 (CN2011-ZH PDF) |
| 其它名称： | 24LC01BT-I/MNYDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
24AA01/24LC01B
8.0
READ OPERATION
8.3
Sequential Read
Read operations are initiated in the same way as write
operations, with the exception that the R/W bit of the
slave address is set to ‘ 1 ’. There are three basic types
of read operations: current address read, random read
and sequential read.
Sequential reads are initiated in the same way as a
random read, except that once the 24XX01 transmits
the first data byte, the master issues an acknowledge
(as opposed to a Stop condition in a random read). This
directs the 24XX01 to transmit the next sequentially
addressed 8-bit word (Figure 8-3).
8.1
Current Address Read
To provide sequential reads the 24XX01 contains an
The 24XX01 contains an address counter that
maintains the address of the last word accessed,
internally incremented by ‘ 1 ’. Therefore, if the previous
access (either a read or write operation) was to
internal Address Pointer which is incremented by one
at the completion of each operation. This Address
Pointer allows the entire memory contents to be serially
read during one operation.
address n , the next current address read operation
would access data from address n + 1 . Upon receipt of
8.4
Noise Protection
the slave address with R/W bit set to ‘ 1 ’, the 24XX01
issues an acknowledge and transmits the 8-bit data
word. The master will not acknowledge the transfer, but
does generate a Stop condition and the 24XX01
discontinues transmission (Figure 8-1).
The 24XX01 employs a V CC threshold detector circuit
which disables the internal erase/write logic if the V CC
is below 1.5V at nominal conditions.
The SCL and SDA inputs have Schmitt Trigger and
filter circuits which suppress noise spikes to assure
8.2
Random Read
proper device operation even on a noisy bus.
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, the word address must first
be set. This is accomplished by sending the word
address to the 24XX01 as part of a write operation.
Once the word address is sent, the master generates a
Start condition following the acknowledge. This
terminates the write operation, but not before the inter-
nal Address Pointer is set. The master then issues the
control byte again, but with the R/W bit set to a ‘ 1 ’. The
24XX01 will then issue an acknowledge and transmits
the 8-bit data word. The master will not acknowledge
the transfer, but does generate a Stop condition and the
24XX01 discontinues transmission (Figure 8-2).
FIGURE 8-1:
CURRENT ADDRESS READ
Bus Activity
Master
S
T
A
R
T
Control
Byte
Data (n)
S
T
O
P
SDA Line
S 1 0 1 0 x x x 1
P
Bus Activity
x = “don’t care”
? 2009 Microchip Technology Inc.
Block
Select
Bits
A
C
K
N
o
A
C
K
DS21711J-page 11
相关PDF资料 |
PDF描述 |
|---|---|
| RMM36DTMN-S273 | CONN EDGECARD 72POS R/A .156 SLD |
| RMM36DTMD-S273 | CONN EDGECARD 72POS R/A .156 SLD |
| RSM36DTMD-S273 | CONN EDGECARD 72POS R/A .156 SLD |
| 93AA46C-I/SN | IC EEPROM 1KBIT 3MHZ 8SOIC |
| 93LC56B-I/SN | IC EEPROM 2KBIT 3MHZ 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24LC01BTISN | 制造商:MICRO CHIP 功能描述:Pb Free |
| 24LC01BTSN | 制造商:MICROCHIP 功能描述:New |
| 24LC01-E/MSG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM |
| 24LC01-E/OTG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM |
| 24LC01-E/PG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K I2C Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。