参数资料
| 型号： | 24LC025T/ST |
| 厂商： | Microchip Technology |
| 文件页数： | 8/30页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 400KHZ 8TSSOP |
| 产品培训模块： | I2C Serial EEPROM |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
24AA024/24LC024/24AA025/24LC025
6.0
6.1
WRITE OPERATIONS
Byte Write
The higher-order four bits of the word address remain
constant. If the master should transmit more than 16
bytes prior to generating the Stop condition, the
address counter will roll over and the previously
Following the Start signal from the master, the device
code(4 bits), the Chip Select bits (3 bits) and the R/W
bit (which is a logic-low) is placed onto the bus by the
master transmitter. The device will acknowledge this
control byte during the ninth clock pulse. The next byte
transmitted by the master is the word address and will
be written into the Address Pointer of the 24AA024/
24LC024/24AA025/24LC025. After receiving another
Acknowledge signal from the 24AA024/24LC024/
received data will be overwritten. As with the byte-write
operation, once the Stop condition is received, an
internal write cycle will begin (Figure 6-2). If an attempt
is made to write to the protected portion of the array
when the hardware write protection has been enabled,
the device will acknowledge the command, but no data
will be written. The write cycle time must be observed
even if write protection is enabled.
24AA025/24LC025, the master device will transmit the
data word to be written into the addressed memory
location. The 24AA024/24LC024/24AA025/24LC025
acknowledges again and the master generates a Stop
condition. This initiates the internal write cycle and, dur-
ing this time, the 24AA024/24LC024/24AA025/
24LC025 will not generate Acknowledge signals
(Figure 6-1). If an attempt is made to write to the
protected portion of the array when the hardware write
protection (24XX024 only) has been enabled, the
device will acknowledge the command, but no data will
be written. The write cycle time must be observed even
if write protection is enabled.
Note:
Page write operations are limited to writing
bytes within a single physical page,
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
Page Write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page, as might be
6.2
Page Write
expected. It is therefore necessary for the
application software to prevent page write
The write control byte, word address and the first data
byte are transmitted to the 24AA024/24LC024/
24AA025/24LC025 in the same way as in a byte write.
operations that would attempt to cross a
page boundary.
However, instead of generating a Stop condition, the
6.3
Write Protection
master transmits up to 15 additional data bytes to the
24AA024/24LC024/24AA025/24LC025, which are
temporarily stored in the on-chip page buffer and will be
written into the memory once the master has transmit-
ted a Stop condition. Upon receipt of each word, the
four lower-order Address Pointer bits are internally
incremented by one.
The WP pin (available on 24XX024 only) must be tied
to V CC or V SS . If tied to V CC , the entire array will be
write-protected. If the WP pin is tied to V SS , write
operations to all address locations are allowed.
The WP pin is not available on the SOT-23 package.
FIGURE 6-1:
BYTE WRITE
BUS ACTIVITY
MASTER
S
T
A
R
T
Control
Byte
Word
Address
Data
S
T
O
P
SDA LINE
S
P
BUS ACTIVITY
FIGURE 6-2:
PAGE WRITE
A
C
K
A
C
K
A
C
K
S
BUS ACTIVITY
MASTER
T
A
R
T
Control
Byte
Word
Address (n)
Data (n)
Data (n +1)
Data (n + 15)
S
T
O
P
SDA LINE
S
P
BUS ACTIVITY
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
DS21210N-page 8
? 2009 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| A54SX32A-CQ256B | IC FPGA SX 48K GATES 256-CQFP |
| EP4SGX230FF35C4 | IC STRATIX IV FPGA 230K 1152FBGA |
| 24LC025T-I/ST | IC EEPROM 2KBIT 400KHZ 8TSSOP |
| EP1S80F1020C7N | IC STRATIX FPGA 80K LE 1020-FBGA |
| APA600-CQ208B | IC FPGA PROASIC+ 600K 208-CQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24LC028IP | 制造商:Microchip Technology Inc 功能描述: |
| 24LC02AIP | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY IC |
| 24LC02B | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C Serial EEPROM |
| 24LC02B/MS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:EEPROM |
| 24LC02B/MT | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。