- 您现在的位置：买卖IC网 > PDF目录4261 > 25AA640AT-I/SN (Microchip Technology)IC EEPROM 64KBIT 10MHZ 8SOIC PDF资料下载
参数资料
| 型号： | 25AA640AT-I/SN |
| 厂商： | Microchip Technology |
| 文件页数： | 11/36页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 10MHZ 8SOIC |
| 标准包装： | 3,300 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 10MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOICN |
| 包装： | 带卷 (TR) |
| 其它名称： | 25AA640AT-I/SNTR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
25AA640A/25LC640A
2.6
Write Status Register Instruction
See Figure 2-7 for the WRSR timing sequence.
( WRSR )
The Write Status Register instruction ( WRSR ) allows the
TABLE 2-3:
ARRAY PROTECTION
user to write to the nonvolatile bits in the STATUS reg-
ister as shown in Table 2-2. The user is able to select
one of four levels of protection for the array by writing
to the appropriate bits in the STATUS register. The
array is divided up into four segments. The user has the
ability to write-protect none, one, two, or all four of the
segments of the array. The partitioning is controlled as
shown in Table 2-3.
The Write-Protect Enable (WPEN) bit is a nonvolatile
bit that is available as an enable bit for the WP pin. The
Write-Protect (WP) pin and the Write-Protect Enable
BP1
0
0
1
1
BP0
0
1
0
1
Array Addresses
Write-Protected
none
upper 1/4
(1800h-1FFFh)
upper 1/2
(1000h-1FFFh)
all
(0000h-1FFFh)
(WPEN) bit in the STATUS register control the
programmable hardware write-protect feature. Hard-
ware write protection is enabled when WP pin is low
and the WPEN bit is high. Hardware write protection is
disabled when either the WP pin is high or the WPEN
bit is low. When the chip is hardware write-protected,
only writes to nonvolatile bits in the STATUS register
are disabled. See Table 2-4 for a matrix of functionality
on the WPEN bit.
FIGURE 2-7:
CS
WRITE STATUS REGISTER TIMING SEQUENCE ( WRSR )
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
SCK
Instruction
Data to STATUS Register
SI
0
0
0
0
0
0
0
1
7
6
5
4
3
2
1
0
High-Impedance
SO
Note:
An internal write cycle (T WC ) is initiated on the rising edge of CS after a valid write STATUS register
sequence.
? 2003-2012 Microchip Technology Inc.
DS21830E-page 11
相关PDF资料 |
PDF描述 |
|---|---|
| 25LC160BT-E/SN | IC EEPROM 16KBIT 10MHZ 8SOIC |
| 3341-16BULK | CONN JACKSOCKET #4-40 0.35" |
| 25LC160B-E/SN | IC EEPROM 16KBIT 10MHZ 8SOIC |
| XC2V80-5FGG256I | IC FPGA VIRTEX-II 80K 256-FBGA |
| 25LC160AT-E/SN | IC EEPROM 16KBIT 10MHZ 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 25AA640AX | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MNY | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。