- 您现在的位置：买卖IC网 > PDF目录4261 > 25AA640AT-I/SN (Microchip Technology)IC EEPROM 64KBIT 10MHZ 8SOIC PDF资料下载
参数资料
| 型号： | 25AA640AT-I/SN |
| 厂商： | Microchip Technology |
| 文件页数： | 6/36页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 10MHZ 8SOIC |
| 标准包装： | 3,300 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 10MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOICN |
| 包装： | 带卷 (TR) |
| 其它名称： | 25AA640AT-I/SNTR |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
25AA640A/25LC640A
2.0
FUNCTIONAL DESCRIPTION
2.1
Principles of Operation
2.3
Write Sequence
The 25XX640A is a 8192-byte serial EEPROM
designed to interface directly with the Serial Peripheral
Interface (SPI) port of many of today’s popular
microcontroller families, including Microchip’s PIC ?
microcontrollers. It may also interface with microcon-
trollers that do not have a built-in SPI port by using dis-
crete I/O lines programmed properly in firmware to
match the SPI protocol.
The 25XX640A contains an 8-bit instruction register.
The device is accessed via the SI pin, with data being
clocked in on the rising edge of SCK. The CS pin must
be low and the HOLD pin must be high for the entire
operation.
Table 2-1 contains a list of the possible instruction
bytes and format for device operation. All instructions,
addresses and data are transferred Most Significant
Byte (MSB) first, Least Significant Byte (LSB) last.
Data (SI) is sampled on the first rising edge of SCK
after CS goes low. If the clock line is shared with other
peripheral devices on the SPI bus, the user can assert
the HOLD input and place the 25XX640A in ‘HOLD’
mode. After releasing the HOLD pin, operation will
resume from the point when the HOLD was asserted.
Prior to any attempt to write data to the 25XX640A, the
write enable latch must be set by issuing the WREN
instruction (Figure 2-4). This is done by setting CS low
and then clocking out the proper instruction into the
25XX640A. After all eight bits of the instruction are
transmitted, the CS must be brought high to set the
write enable latch. If the write operation is initiated
immediately after the WREN instruction without CS
being brought high, the data will not be written to the
array because the write enable latch will not have been
properly set.
Once the write enable latch is set, the user may
proceed by setting the CS low, issuing a WRITE instruc-
tion, followed by the 16-bit address, with the three
MSBs of the address being “don’t care” bits, and then
the data to be written. Up to 32 bytes of data can be
sent to the device before a write cycle is necessary.
The only restriction is that all of the bytes must reside
in the same page.
Note: Page write operations are limited to writing
bytes within a single physical page,
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
2.2
Read Sequence
integer multiples of the page buffer size (or
‘page size’) and, end at addresses that are
The device is selected by pulling CS low. The 8-bit
READ instruction is transmitted to the 25XX640A fol-
lowed by the 16-bit address, with the three MSBs of the
address being “don’t care” bits. After the correct READ
instruction and address are sent, the data stored in the
memory at the selected address is shifted out on the
SO pin. The data stored in the memory at the next
address can be read sequentially by continuing to pro-
vide clock pulses. The internal Address Pointer is auto-
matically incremented to the next higher address after
each byte of data is shifted out. When the highest
address is reached (1FFFh), the address counter rolls
over to address 0000h, allowing the read cycle to be
continued indefinitely. The read operation is terminated
by raising the CS pin (Figure 2-1).
DS21830E-page 6
integer multiples of page size – 1. If a
Page Write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page as might be
expected. It is therefore necessary for the
application software to prevent page write
operations that would attempt to cross a
page boundary.
For the data to be actually written to the array, the CS
must be brought high after the Least Significant bit (D0)
of the n th data byte has been clocked in. If CS is
brought high at any other time, the write operation will
not be completed. Refer to Figure 2-2 and Figure 2-3
for more detailed illustrations on the byte write
sequence and the page write sequence, respectively.
While the write is in progress, the STATUS register may
be read to check the status of the WPEN, WIP, WEL,
BP1 and BP0 bits (Figure 2-6). A read attempt of a
memory array location will not be possible during a
write cycle. When the write cycle is completed, the
write enable latch is reset.
? 2003-2012 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| 25LC160BT-E/SN | IC EEPROM 16KBIT 10MHZ 8SOIC |
| 3341-16BULK | CONN JACKSOCKET #4-40 0.35" |
| 25LC160B-E/SN | IC EEPROM 16KBIT 10MHZ 8SOIC |
| XC2V80-5FGG256I | IC FPGA VIRTEX-II 80K 256-FBGA |
| 25LC160AT-E/SN | IC EEPROM 16KBIT 10MHZ 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 25AA640AX | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MNY | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/MS | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
| 25AA640AX-E/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。