- 您现在的位置：买卖IC网 > PDF目录116757 > 552AE000116BGR (SILICON LABORATORIES) VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT PDF资料下载
参数资料
| 型号： | 552AE000116BGR |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT |
| 封装： | ROHS COMPLIANT, SMD, 6 PIN |
| 文件页数： | 12/80页 |
| 文件大小： | 3734K |
| 代理商： | 552AE000116BGR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Si552
2
Rev. 0.5
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
TriState mode
—
60
70
Frequency Select (FS)2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range3
TA
–40
—
85
C
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. FS pin includes a 17 k
pullup resistor to VDD.
3. If the device is powered up below –20 C and the ambient temperature rises by approximately 105 C during normal
operation, the device will perform a one-time recalibration. The output is squelched for approximately 2–3 ms during
this recalibration.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—45
90
135
180
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—3/8 x VDD
—V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 7.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±28% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相关PDF资料 |
PDF描述 |
|---|---|
| 550AC235M000BGR | VCXO, CLOCK, 235 MHz, LVPECL OUTPUT |
| 550AC624M694BG | VCXO, CLOCK, 624.694 MHz, LVPECL OUTPUT |
| 550AC644M531BG | VCXO, CLOCK, 644.531 MHz, LVPECL OUTPUT |
| 550AC693M483BGR | VCXO, CLOCK, 693.483 MHz, LVPECL OUTPUT |
| 550AC693M483BG | VCXO, CLOCK, 693.483 MHz, LVPECL OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 552AE000164DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
| 552AE000164DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 552AE000269DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Trays |
| 552AE000269DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Tape and Reel |
| 552AE000299DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Trays |
发布紧急采购，3分钟左右您将得到回复。