参数资料
型号: 552AE000116BGR
厂商: SILICON LABORATORIES
元件分类: VCXO, clock
英文描述: VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
封装: ROHS COMPLIANT, SMD, 6 PIN
文件页数: 67/80页
文件大小: 3734K
代理商: 552AE000116BGR
Si552
Rev. 0.5
7
3. Ordering Information
The Si552 was designed to support a variety of options including frequency, temperature stability, tuning slope,
output format, and VDD.
Specific device configurations are programmed into the Si552 at time of shipment.
Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web
browser-based
part
number
configuration
utility
to
simplify
this
process.
Refer
to
www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si552 VCXO
series is supplied in an industry-standard, RoHS compliant, lead-free, 6-pad, 5 x 7 mm package. Tape and reel
packaging is an ordering option.
Figure 1. Part Number Convention
Example Part Number: 552AF000108BGR is a 5 x 7 mm Dual VCXO in a 6 pad package. Since the six digit code (000108) is >
000100, f0 is 644.53125 MHz (lower frequency) and f1 is 693.48299 (higher frequency), with a 3.3 V supply and LVPECL output.
Temperature stability is specified as ±50 ppm and the tuning slope is 135 ppm/V. The part is specified for a –40 to +85 C° ambient
temperature range operation and is shipped in tape and reel format.
DD
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
2nd Option Code
Temperature
Tuning Slope
Minimum APR
Stability
Kv
(±ppm)
Code
± ppm (max)
ppm/V (typ)
@ 3.3 V
@ 2.5 V
@ 1.8 V
A
100
180
100
75
25
B
100
90
30
Note 6
C
50
180
150
125
75
D
509080
30
25
E
20
45
25
Note 6
F
50
135
100
75
50
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that meets
the application’s minimum APR requirements. Unlike SAW-based solutions which
require higher higher Kv values to account for their higher temperature dependence,
the Si55x series provides lower Kv options to minimize noise coupling and jitter in real-
world PLL designs. See AN255 and AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an
APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability, over 15 years.
3. Nominal Pull range (±) = 0.5 x VDD x tuning slope.
4. Nominal Absolute Pull Range (±APR) = Pull range – stability – lifetime aging
=0.5 x VDD x tuning slope – stability – 10 ppm
5. Minimum APR values noted above include worst case values for all parameters.
6. Combination not available.
552 Dual VCXO
Product Family
1st Option Code
Code
VDD
Output Format
A
3.3
LVPECL
B3.3
LVDS
C3.3
CMOS
D3.3
CML
E
2.5
LVPECL
F2.5
LVDS
G2.5
CMOS
H2.5
CML
J1.8
CMOS
K1.8
CML
Notes:
CMOS available to 160 MHz.
6-digit Frequency Designator Code
Two unique frequencies can be specified within the following bands of frequencies: 10 to
945 MHz, 970 to 1134 MHz, and 1213 to 1417 MHz. A six digit code will be assigned for
the specified combination of frequencies. Codes > 000100 refer to dual XOs programmed
with the lower frequency value selected when FS = 0, and the higher value when FS = 1.
Six digit codes < 000100 refer to dual XOs programmed with the higher frequency value
selected when FS = 0, and the lower value when FS = 1.
552
X
XXXXXX
B
G
R
相关PDF资料
PDF描述
550AC235M000BGR VCXO, CLOCK, 235 MHz, LVPECL OUTPUT
550AC624M694BG VCXO, CLOCK, 624.694 MHz, LVPECL OUTPUT
550AC644M531BG VCXO, CLOCK, 644.531 MHz, LVPECL OUTPUT
550AC693M483BGR VCXO, CLOCK, 693.483 MHz, LVPECL OUTPUT
550AC693M483BG VCXO, CLOCK, 693.483 MHz, LVPECL OUTPUT
相关代理商/技术参数
参数描述
552AE000164DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
552AE000164DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552AE000269DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Trays
552AE000269DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Tape and Reel
552AE000299DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Trays