参数资料
型号: 5962-8967802XA
厂商: ANALOG DEVICES INC
元件分类: DAC
英文描述: QUAD, PARALLEL, 8 BITS INPUT LOADING, 0.19 us SETTLING TIME, 8-BIT DAC, CDIP28
封装: 0.600 INCH, GLASS SEALED, CERDIP-28
文件页数: 17/17页
文件大小: 223K
代理商: 5962-8967802XA
DAC8408
–9–
REV. A
Figure 4. Equivalent DAC Circuit (AII Digital Inputs LOW)
DIGITAL SECTION
Figure 5 shows the digital input/output structure for one bit.
The digital WR, WR, and RD controls shown in the figure are
internally generated from the external A/B, R/W, DS1, and DS2
signals. The combination of these signals decide which DAC is
selected. The digital inputs are CMOS inverters, designed such
that TTL input levels (2.4 V and 0.8 V) are converted into
CMOS logic levels. When the digital input is in the region of 1.2 V
to 1.8 V, the input stages operate in their linear region and draw
current from the +5 V supply (see Typical Supply Current vs.
Logic Level curve on page 6). It is recommended that the digital
input voltages be as close to VDD and DGND as is practical in
order to minimize supply currents. This allows maximum sav-
ings in power dissipation inherent with CMOS devices. The
three-state readback digital output drivers (in the active mode)
provide TTL-compatible digital outputs with a fan-out of one
TTL load. The three state digital readback leakage-current is
typically 5 nA.
Figure 5. Digital Input/Output Structure
INTERFACE LOGIC SECTION
DAC Operating Modes
All DACs in HOLD MODE.
DAC A, B, C, or D individually selected (WRITE MODE).
DAC A, B, C, or D individually selected (READ MODE).
DACs A and C simultaneously selected (WRITE MODE).
DACs B and D simultaneously selected (WRITE MODE).
DAC Selection: Control inputs, DS1, DS2, and A/B select
which DAC can accept data from the input port (see Mode Se-
lection Table).
Mode Selection: Control inputs DS and R/W control the oper-
ating mode of the selected DAC.
Write Mode: When the control inputs DS and R/W are both
low, the selected DAC is in the write mode. The input data
latches of the selected DAC are transparent, and its analog out-
put responds to activity on the data inputs DB0–DB7.
Hold Mode: The selected DAC latch retains the data that was
present on the bus line just prior to DS or R/W going to a high
state. All analog outputs remain at the values corresponding to
the data in their respective latches.
Read Mode: When DS is low and R/W is high, the selected
DAC is in the read mode, and the data held in the appropriate
latch is put back onto the data bus.
MODE SELECTION TABLE
Control Logic
DS1
DS2
A/B
R/W
Mode
DAC
L
H
L
WRITE
A
L
H
L
WRITE
B
H
L
H
L
WRITE
C
H
L
WRITE
D
L
H
READ
A
L
H
L
H
READ
B
H
L
H
READ
C
H
L
H
READ
D
L
H
L
WRITE
A&C
L
WRITE
B&D
H
X
HOLD
A/B/C/D
L
H
HOLD
A/B/C/D
L
H
HOLD
A/B/C/D
L = Low State, H = High State, X = Irrelevant
相关PDF资料
PDF描述
5962-8967901QX 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40
5962-8967901XX 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44
5962-8968303HZA 1-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE
5962-9158001HZA 1-OUTPUT 20 W DC-DC REG PWR SUPPLY MODULE
5962-9162501HZA 1-OUTPUT 20 W DC-DC REG PWR SUPPLY MODULE
相关代理商/技术参数
参数描述
5962-8967901XC 制造商:SEI 功能描述:
5962-89680012A 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin LCCC Tube
5962-89680012A-T 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
5962-8968001RA 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin CDIP Tube 制造商:Texas Instruments 功能描述:LINE TRNSCVR 8TR 8TX 8RX 20CDIP - Rail/Tube
5962-8968001SA 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk