参数资料
型号: 5962-8967901XX
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: ADC
英文描述: 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44
封装: CERAMIC, LCC-44
文件页数: 13/13页
文件大小: 403K
代理商: 5962-8967901XX
Acknowledge Bit (ACK)
The acknowledge bit (ACK) is the ninth bit attached to
any 8-bit data word. ACK is always generated by the
receiving device. The MAX5820 generates an ACK
when receiving an address or data by pulling SDA low
during the ninth clock period. When transmitting data,
the MAX5820 waits for the receiving device to generate
an ACK. Monitoring ACK allows for detection of unsuc-
cessful data transfers. An unsuccessful data transfer
occurs if a receiving device is busy or if a system fault
has occurred. In the event of an unsuccessful data
transfer, the bus master should reattempt communica-
tion at a later time.
Slave Address
A bus master initiates communication with a slave
device by issuing a START condition followed by the 7-
bit slave address (Figure 4). When idle, the MAX5820
waits for a START condition followed by its slave
address. The serial interface compares each address
value bit-by-bit, allowing the interface to power down
immediately if an incorrect address is detected. The
LSB of the address word is the Read/
Write (R/W) bit.
R/
W indicates whether the master is writing to or read-
ing from the MAX5820 (R/
W = 0 selects the write condi-
tion, R/
W = 1 selects the read condition). After
receiving the proper address, the MAX5820 issues an
ACK by pulling SDA low for one clock cycle.
The MAX5820 has four different factory/user-pro-
grammed addresses (Table 2). Address bits A6
through A1 are preset, while A0 is controlled by ADD.
Connecting ADD to GND sets A0 = 0. Connecting ADD
to VDD sets A0 = 1. This feature allows up to four
MAX5820s to share the same bus.
Write Data Format
In write mode (R/
W = 0), data that follows the address
byte controls the MAX5820 (Figure 5). Bits C3–C0 con-
figure the MAX5820 (Table 3). Bits D7–D0 are DAC
data. Bits S3–S0 are sub-bits and are always 0. Input
and DAC registers update on the falling edge of SCL
during the acknowledge bit. Should the write cycle be
prematurely aborted, data is not updated and the write
cycle must be repeated. Figure 6 shows two example-
write data sequences.
Extended Command Mode
The MAX5820 features an extended command mode
that is accessed by setting C3–C0 = 1 and D7–D4 = 0.
MAX5820
Dual, 8-Bit, Low-Power, 2-Wire, Serial
Voltage-Output DAC
_______________________________________________________________________________________
9
SCL
SDA
SSr
P
Figure 2. START and STOP Conditions
SCL
SDA
STOP
START
SCL
SDA
ILLEGAL
STOP
START
ILLEGAL EARLY STOP CONDITION
LEGAL STOP CONDITION
Figure 3. Early STOP Conditions
S
A6A5A4A3A2A1A0
R/W
Figure 4. Slave-Address Byte Definition
C3
C2
C1
C0
D7
D6
D5
D4
Figure 5. Command-Byte Definition
PART
VADD
DEVICE ADDRESS
(A6–A0)
MAX5820L
GND
0111 000
MAX5820L
VDD
0111 001
MAX5820M
GND
1011 000
MAX5820M
VDD
1011 001
Table 2. MAX5820 I2C Slave Addresses
相关PDF资料
PDF描述
5962-8968303HZA 1-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE
5962-9158001HZA 1-OUTPUT 20 W DC-DC REG PWR SUPPLY MODULE
5962-9162501HZA 1-OUTPUT 20 W DC-DC REG PWR SUPPLY MODULE
5962-8968301HXA 1-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE
5962-8968301HXA 1-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE
相关代理商/技术参数
参数描述
5962-89680012A 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin LCCC Tube
5962-89680012A-T 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
5962-8968001RA 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin CDIP Tube 制造商:Texas Instruments 功能描述:LINE TRNSCVR 8TR 8TX 8RX 20CDIP - Rail/Tube
5962-8968001SA 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk
5962-89681012A 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:55ALS161, AVAIL AS SMD ONLY, RERELEASE - Rail/Tube 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver IEEE-488 20-Pin LCCC Tube