参数资料
型号: 5962R0150201VYC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 12 MHz, RISC PROCESSOR, CPGA144
封装: CERAMIC, PGA-144
文件页数: 5/55页
文件大小: 685K
代理商: 5962R0150201VYC
13
The next three RISC address bits (RA16-RA18) are user-
definable discrete outputs. These outputs are defined as:
RA16/OD3
DMA enable (DMAEN)
RA17/OD2
power-up (GOOD)
RA18/OD1
start-up ROM enable (SUREN)
After reset these signals will be in the following states:
RA16
1, RA17
0, RA18
0.
When the UT1750AR operates in the MIL-STD-1750 mode, it
generates an address on the Operand address bus for the next
1750 instruction. If the UT1750AR has just been initialized or
has just been reset, the first memory location placed on the
Operand Address Bus is 0000H; this instruction is the first one
fetched from the 1750 memory. After this instruction is fetched
and entered into the UT1750AR, the UT1750AR uses the
opcode to “map” or point to a specific address in the RISC
memory. Since the RISC PROM programming provides 1750
emulation capability, this address in RISC memory contains a
specific RISC-coded macro allowing the UT1750AR to perform
the requisite 1750 function.
When the UT1750AR begins executing this RISC macro for
1750 emulation, the UT1750AR begins to operate as if it were
in the RISC mode (see the previous section on RISC mode of
operation). The processor cycles of all the RISC instructions
that make up the particular macro are executed as if the
UT1750AR were operating purely as a RISC.
During RISC macro execution for the MIL-STD-1750
instruction, the internal registers of the UT1750AR hold the
intermediate results from the execution of the RISC instructions.
When the macro is complete, the UT1750AR’s registers contain
the data the MIL-STD-1750A instruction requires.
If the UT1750AR receives an interrupt during RISC macro
execution, the RISC macro completes execution before the
UT1750AR recognizes the interrupt. This is similar to
completing a single 1750 instruction rather than allowing its
interruption. The only exception is with the multiple-word
MOV 1750 instruction. For this instruction, the UT1750AR
interrupts macro execution after transferring the current word.
After the RISC macro is complete, all the UT1750AR’s internal
registers, including the status registers and/or memory locations,
contain the results of the MIL-STD-1750A instruction that has
just completed execution. The UT1750AR now fetches the next
1750 instruction from Operand memory and the process repeats.
RISC
DATA
RISC
ADD
16
M1750
USER-
DEFINED
SYSTEM
INTERRUPTS
8
UART
I/F
X
C
V
R
1750
PROGRAM/DATA
MEMORY
I/O
DEVICE #1
I/O
DEVICE #2
BUS
ARBITER
DMA
DEVICE
#1
1553
I/F
DMA
DEVICE
#2
OP ADD
OP DATA
CONTROL
BRQ
BGNT
BUSY
BGACK
16
6
Figure 5. The UT1750AR in the MIL-STD-1750 Mode of Operation
4
UT1750AR
CONTAINS RISC MACROS TO
1750
MIL-STD-1750
EMULATE THE MIL-STD-1750A
ISA
EMULATION
ROM
(8K X 16)
+5V
PROGRAMMER’S
CONSOLE
相关PDF资料
PDF描述
5962R0150202VYX 16-BIT, 16 MHz, RISC PROCESSOR, QFP132
5962R0722402VYC SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256
5962R8958702VXA 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16
5962R9215311VTA 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962R9215311VTX 32K X 8 STANDARD SRAM, 55 ns, CDFP36
相关代理商/技术参数
参数描述
5962R0253801VZA 制造商:Analog Devices 功能描述:- Rail/Tube
5962R0720802VXC 制造商:Texas Instruments 功能描述:ADS5463 RHA QMLV DEVICE
5962R0722601VZA 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays
5962R0722701VZA 功能描述:模数转换器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
5962R0722902VXA 功能描述:低压差稳压器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20