- 您现在的位置：买卖IC网 > PDF目录293971 > 5962R0150202VYX 16-BIT, 16 MHz, RISC PROCESSOR, QFP132 PDF资料下载
参数资料
| 型号： | 5962R0150202VYX |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 16 MHz, RISC PROCESSOR, QFP132 |
| 封装： | FP-132 |
| 文件页数： | 10/53页 |
| 文件大小： | 458K |
| 代理商： | 5962R0150202VYX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
18
execute a reserved code. [0]
5
PIF
Privileged Instruction Fault.
This bit indicates an attempt
to
execute a privileged
instruction with the Processor
State not equal to zero. [0]
4
ASF
Address State Fault. This bit
indicates an attempt to
establish an Address State
value for an unimplemented
page register set. [0]
3
Reserved.
2
BITF
Built-In-Test Fault. This bit
indicates the UT1750AR has
detected a hardware built-in-
test
error. [0]
1 - 0
Spare BIT. The user defines
these bits as additional BIT
parameters. [0]
The Interrupt Mask Register (MK)
The Interrupt Mask Register (MK) (figure 16) contains one
mask bit for each of the 16 system interrupts. All bits in the MK
are set or reset under software control, although setting bits 15
and 10, Power Down Interrupt and Executive Call respectively,
has no effect on the UT1750AR’s operation because these
interrupts cannot be masked. The UT1750AR reads or loads the
MK with RISC I/O instructions.
The 1750 Status Word Register (SW)
The MIL-STD-1750A Instruction Set Architecture (ISA)
defines the Status Word Register (SW). The UT1750AR reads
and loads the SW with RISC I/O instructions. Figure 17 shows
the definitions of various bits in the SW.
Bit Definitions
BIT
NUMBER
MNEMONIC
DESCRIPTION
15
C
Carry. This bit is set if the
result of an addition operation
generates a carry or if the
result
of a subtraction generates no
borrow.
14
P
Positive. This bit is set if the
result of an operation is
greater than zero.
13
Z
Zero. This bit is set if the
result of an operation is equal
to zero.
12
N
Negative. This bit is set if the
result of an operation is less
than zero.
11 - 8
Reserved Bits.
7 - 4
PS3 -
Processor State. This PS0four
bit field determinesthe legal
illegal criteriafor privileged
instructions.
3 - 0
AS3 -
Address State. Used in AS0
conjunction with the optional
UT1750 MMUMemory
Management Unit, this four-
bit
field determines the current
extended address page.
Note: If condition codes are turned on (default after reset) the
condition codes reflect the corresponding bits in the STATUS
register.
15 14 13 12 11 10 9
8
7
5
4
3 2
1 0
P
W
D
N
M
C
H
E
I
N
T
O
F
L
P
O
F
I
P
O
E
X
C
L
F
L
P
T
I
M
6
T
I
M
I
N
T
I
N
T
I
N
T
I
O
L
I
N
T
I
O
L
I
N
T
MSB
LSB
Figure 16. The Interrupt Mask Register (MK)
U
A
B
1
2
3
1 4
2 5
15 14 13 12 11 10 9
8
7
5
4
3 2
1 0
CONDITION RESERVED
6
PROCESSOR ADDRESS
MSB
LSB
Figure 17. The 1750 Status Register (SW)
STATUS
STATE
(CS)
(PS)
(AS)
相关PDF资料 |
PDF描述 |
|---|---|
| 5962R0722402VYC | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256 |
| 5962R8958702VXA | 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16 |
| 5962R9215311VTA | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| 5962R9215311VTX | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| 5962G9215309VMX | 32K X 8 STANDARD SRAM, 55 ns, CDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R0253801VZA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R0720802VXC | 制造商:Texas Instruments 功能描述:ADS5463 RHA QMLV DEVICE |
| 5962R0722601VZA | 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays |
| 5962R0722701VZA | 功能描述:模数转换器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| 5962R0722902VXA | 功能描述:低压差稳压器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
发布紧急采购，3分钟左右您将得到回复。