- 您现在的位置：买卖IC网 > PDF目录298414 > 5962R9653401QXX AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 PDF资料下载
参数资料
| 型号： | 5962R9653401QXX |
| 元件分类： | 锁存器 |
| 英文描述： | AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14 |
| 封装： | BOTTOM BRAZED, CERAMIC, DFP-14 |
| 文件页数： | 1/10页 |
| 文件大小： | 233K |
| 代理商： | 5962R9653401QXX |
1
Standard Products
UT54ACS74/UT54ACTS74
Dual D Flip-Flops with Clear & Preset
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS74 - SMD 5962-96534
UT54ACTS74 - SMD 5962-96535
DESCRIPTION
The UT54ACS74 and the UT54ACTS74 contain two indepen-
dent D-type positive triggered flip-flops. A low level at the
Preset or Clear inputs sets or resets the outputs regardless of the
levels of the other inputs. When Preset and Clear are inactive
(high), data at the D input meeting the setup time requirement
is transferred to the outputs on the positive-going edge of the
clock pulse. Following the hold time interval, data at the D
input may be changed without affecting the levels at the outputs.
The devices are characterized over full military temperature
range of -55
°C to +125°C.
FUNCTION TABLE
Note:
1. The output levels in this configuration are not guaranteed to meet the minimum
levels for VOH if the lows at preset and clear are near VIL maximum. In
addition, this configuration is nonstable; that is, it will not persist when either
preset or clear returns to its inactive (high) level.
PINOUTS
14-Pin DIP
Top View
14-Lead Flatpack
Top View
LOGIC SYMBOL
INPUTS
OUTPUT
PRE
CLR
CLK
D
Q
L
H
X
H
L
H
L
X
L
H
L
X
H 1
H
↑
H
L
H
↑
L
H
L
X
Qo
1
2
3
4
5
7
6
14
13
12
11
10
8
9
CLR1
D1
CLK1
PRE1
Q1
VSS
VDD
CLR2
D2
CLK2
PRE2
Q2
1
2
3
4
5
7
6
14
13
12
11
10
8
9
VDD
CLR2
D2
CLK2
PRE2
Q2
CLR1
D1
CLK1
PRE1
Q1
VSS
Q1
(5)
(6)
Q1
Q2
(9)
(8)
Q2
(4)
PRE1
(3)
CLK1
(2)
D1
(1)
CLR1
(10)
PRE2
(11)
CLK2
(12)
D2
(13)
CLR2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
S
C1
D1
R
相关PDF资料 |
PDF描述 |
|---|---|
| 5962R9662101VXC | 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14 |
| 5962R9664001VXC | 4000/14000/40000 SERIES, 8-INPUT AND-OR-INVERT GATE, CDFP14 |
| 5962R9665405VXC | 4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, CDFP14 |
| 5962R9668101VJX | 4000/14000/40000 SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, CDIP24 |
| 5962R9684502VXA | 4K X 9 DUAL-PORT SRAM, 45 ns, PGA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R9660301VXC2732 | 制造商:Intersil Corporation 功能描述:- Bulk |
| 5962R9662202VXC | 制造商:INTER 功能描述: 制造商:INTERC 功能描述: |
| 5962R9665102VXC | 制造商:Intersil Corporation 功能描述: |
| 5962R9666302TXC | 制造商:Intersil Corporation 功能描述:LINE TRANSMITTER 4TX 16CFPAK - Rail/Tube |
| 5962R9673801VCA | 功能描述:校验器 IC RoHS:否 制造商:STMicroelectronics 产品: 比较器类型: 通道数量: 输出类型:Push-Pull 电源电压-最大:5.5 V 电源电压-最小:1.1 V 补偿电压（最大值）:6 mV 电源电流（最大值）:1350 nA 响应时间: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SC-70-5 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。