- 您现在的位置：买卖IC网 > PDF目录157280 > 5962R9855201VXX 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 PDF资料下载
参数资料
| 型号： | 5962R9855201VXX |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 封装： | CERAMIC, PGA-144 |
| 文件页数： | 11/64页 |
| 文件大小： | 1464K |
| 代理商： | 5962R9855201VXX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
19
Executing the LRI instruction begins when the falling edge of
OSCIN signals the start of time period CK1. At the beginning
of CK1, the data previously stored in the ACC becomes a valid
address on the instruction port address bus (RA(19:0)) and
STATE1 output becomes active indicating the UT69R000 is
executing an instruction.
The data on the data bus is read into the UT69R000 during time
period CK2. The function of the remainder of the bus cycle
(time periods CK3 and CK4) is the same as for other
instructions. STATE1 is high, indicating the next instruction is
being fetched from memory and is ready for execution during
the next bus cycle.
4.0 Operand Port
The UT69R000 Operand Data bus interface supports multiple
processor and direct memory access (DMA) configurations.
The Operand Address bus A(15:0), data bus D(15:0), and
memory control bus signals (DS, R/WR, and M/IO) are TTL-
compatible outputs that may be placed in a high-impedance
state. These signals are only active during bus cycles when the
UT69R000 is the current bus master. On other bus cycles, these
signals enter a high-impedance state so an alternate bus master
can control the port.
OSCIN
CK1
CK2
CK3
CK4
STATE1
Figure 17. Machine Cycle 3 (4 Clock Cycle Instructions)
EXECUTE
RA(19:0)
RD(15:0)
Note:
1. Examples of three clock cycle instructions include (long immediate accesses):
MOV Rd, FFFF (hex)
ADD Rd, FFFF (hex)
STATUS
DS
A(15:0)
D(15:0)
Address Valid
Data Read
Control Valid
Fetch Address Valid
Fetch Instruction
Immediate Address
Immediate Data
FETCH
Fetch Address Valid
Fetch Instruction
(M/IO, R/WR)
相关PDF资料 |
PDF描述 |
|---|---|
| 5962-9855201QZX | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962-9855202QZX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962F9855201QZA | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962F9855202QYC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962G9855201VZC | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。