参数资料
型号: 5M1270ZF324I5N
厂商: Altera
文件页数: 2/30页
文件大小: 0K
描述: IC MAX V CPLD 1270 LE 324-FBGA
产品培训模块: Max V Overview
特色产品: MAX? V CPLDs
标准包装: 84
系列: MAX® V
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 6.2ns
电压电源 - 内部: 1.71 V ~ 1.89 V
逻辑元件/逻辑块数目: 1270
宏单元数: 980
输入/输出数: 271
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 324-LBGA
供应商设备封装: 324-FBGA(19x19)
包装: 托盘
3–2
Chapter 3: DC and Switching Characteristics for MAX V Devices
Operating Conditions
Recommended Operating Conditions
Table 3–2 lists recommended operating conditions for the MAX V device family.
Table 3–2. Recommended Operating Conditions for MAX V Devices
Symbol
V CCINT (1)
V CCIO (1)
V I
V O
T J
Parameter
1.8-V supply voltage for internal logic and
in-system programming (ISP)
Supply voltage for I/O buffers, 3.3-V
operation
Supply voltage for I/O buffers, 2.5-V
operation
Supply voltage for I/O buffers, 1.8-V
operation
Supply voltage for I/O buffers, 1.5-V
operation
Supply voltage for I/O buffers, 1.2-V
operation
Input voltage
Output voltage
Operating junction temperature
Conditions
MAX V devices
(2) , (3) , (4)
Commercial range
Industrial range
Extended range (5)
Minimum
1.71
3.00
2.375
1.71
1.425
1.14
–0.5
0
0
–40
–40
Maximum
1.89
3.60
2.625
1.89
1.575
1.26
4.0
V CCIO
85
100
125
Unit
V
V
V
V
V
V
V
V
°C
°C
°C
Notes to Table 3–2 :
(1) MAX V device ISP and/or user flash memory (UFM) programming using JTAG or logic array is not guaranteed outside the recommended
operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM, Altera recommends
that you read back the UFM contents and verify it against the intended write data).
(2) The minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods
shorter than 20 ns.
(3) During transitions, the inputs may overshoot to the voltages shown below based on the input duty cycle. The DC case is equivalent to 100%
duty cycle. For more information about 5.0-V tolerance, refer to the Using MAX V Devices in Multi-Voltage Systems chapter.
V IN
Max. Duty Cycle
4.0 V 100% (DC)
4.1 V 90%
4.2 V 50%
4.3 V 30%
4.4 V 17%
4.5 V 10%
(4) All pins, including the clock, I/O, and JTAG pins, may be driven before V CCINT and V CCIO are powered.
(5) For the extended temperature range of 100 to 125°C, MAX V UFM programming (erase/write) is only supported using the JTAG interface. UFM
programming using the logic array interface is not guaranteed in this range.
May 2011
Altera Corporation
相关PDF资料
PDF描述
XC9536-7PC44I IC CPLD 36 MCELL I-TEMP 44-PLCC
A332K15X7RK5TAA CAP CER 3300PF 200V X7R AXIAL
XC9536-7CS48C IC CPLD 36 MCELL C-TEMP 48-CSP
RW2-1205D/B CONV DC/DC 2W 9-18VIN +/-05VOUT
ASC36DREN CONN EDGECARD 72POS .100 EYELET
相关代理商/技术参数
参数描述
5M1270ZF64A4N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:MAX V Device Handbook
5M1270ZF64I4N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:MAX V Device Handbook
5M1270ZM64A4N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:MAX V Device Handbook
5M1270ZM64A5N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:MAX V Device Handbook
5M1270ZM64C5N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:MAX V Device Handbook