- 您现在的位置：买卖IC网 > PDF目录294084 > 7016L20JGI (INTEGRATED DEVICE TECHNOLOGY INC) 16K X 9 DUAL-PORT SRAM, 20 ns, PQCC68 PDF资料下载
参数资料
| 型号： | 7016L20JGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | SRAM |
| 英文描述： | 16K X 9 DUAL-PORT SRAM, 20 ns, PQCC68 |
| 封装： | 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, PLASTIC, LCC-68 |
| 文件页数： | 10/20页 |
| 文件大小： | 164K |
| 代理商： | 7016L20JGI |
6.42
IDT7016S/L
High-Speed 16K x 9 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
18
semaphoreflagwillforceitssideofthesemaphoreflagLOW andtheother
side HIGH. This condition will continue until a one is written to the same
semaphorerequestlatch.Shouldtheotherside’ssemaphorerequestlatch
have been written to a zero in the meantime, the semaphore flag will flip
overtotheothersideassoonasaoneiswrittenintothefirstside’srequest
latch.Thesecondside’sflagwillnowstayLOWuntilitssemaphorerequest
latchiswrittentoaone.Fromthisitiseasytounderstandthat,ifasemaphore
is requested and the processor which requested it no longer needs the
resource, the entire system can hang up until a one is written into that
semaphore request latch.
The critical case of semaphore timing is when both sides request a
single token by attempting to write a zero into it at the same time. The
semaphore logic is specially designed to resolve this problem. If simulta-
neousrequestsaremade,thelogicguaranteesthatonlyonesidereceives
thetoken.Ifonesideisearlierthantheotherinmakingtherequest,thefirst
side to make the request will receive the token. If both requests arrive at
the same time, the assignment will be arbitrarily made to one port or the
other.
One caution that should be noted when using semaphores is that
semaphores alone do not guarantee that access to a resource is secure.
Aswithanypowerfulprogrammingtechnique,ifsemaphoresaremisused
or misinterpreted, a software error can easily happen.
Initializationofthesemaphoresisnotautomaticandmustbehandled
via the initialization program at power-up. Since any semaphore request
flag which contains a zero must be reset to a one, all semaphores on both
sides should have a one written into them at initialization from both sides
to assure that they will be free when needed.
UsingSemaphores—SomeExamples
Perhapsthesimplestapplicationofsemaphoresistheirapplicationas
resourcemarkersfortheIDT7016’sDual-PortRAM.Saythe16Kx9RAM
was to be divided into two 8K x 9 blocks which were to be dedicated at any
onetimetoservicingeithertheleftorrightport.Semaphore0couldbeused
to indicate the side which would control the lower section of memory, and
Semaphore 1 could be defined as the indicator for the upper section of
memory.
To take a resource, in this example the lower 8K of Dual-Port RAM,
the processor on the left port could write and then read a zero in to
Semaphore 0. If this task were successfully completed (a zero was read
back rather than a one), the left processor would assume control of the
lower8K.Meanwhiletherightprocessorwasattemptingtogaincontrolof
the resource after the left processor, it would read back a one in response
to the zero it had attempted to write into Semaphore 0. At this point, the
software could choose to try and gain control of the second 8K section by
writing, then reading a zero into Semaphore 1. If it succeeded in gaining
control, it would lock out the left side.
Once the left side was finished with its task, it would write a one to
Semaphore 0 and may then try to gain access to Semaphore 1. If
Semaphore 1 was still occupied by the right side, the left side could undo
itssemaphorerequestandperformothertasksuntilitwasabletowrite,then
readazerointoSemaphore1.Iftherightprocessorperformsasimilartask
with Semaphore 0, this protocol would allow the two processors to swap
8K blocks of Dual-Port RAM with each other.
The blocks do not have to be any particular size and can even be
variable, depending upon the complexity of the software using the
performanothertaskandoccasionallyattemptagaintogaincontrolofthe
token via the set and test sequence. Once the right side has relinquished
the token, the left side should succeed in gaining control.
The semaphore flags are activeLOW. A token is requested by writing
a zero into a semaphore latch and is released when the same side writes
a one to that latch.
The eight semaphore flags reside within the IDT7016 in a separate
memoryspacefromtheDual-PortRAM.This addressspaceisaccessed
by placing a LOWinput on the
SEMpin(whichactsasachipselectforthe
semaphore flags) and using the other control pins (Address,
OE, and
R/
W) as they would be used in accessing a standard static RAM. Each
of the flags has a unique address which can be accessed by either side
through address pins A0– A2. When accessing the semaphores, none of
the other address pins has any effect.
When writing to a semaphore, only data pin D0 is used. If a low level
is written into an unused semaphore location, that flag will be set to a zero
on that side and a one on the other side (see Truth Table V). That
semaphorecannowonlybemodifiedbythesideshowingthezero.When
a one is written into the same location from the same side, the flag will be
settoaoneforbothsides(unlessasemaphorerequestfromtheotherside
is pending) and then can be written to by both sides. The fact that the side
which is able to write a zero into a semaphore subsequently locks out
writes from the other side is what makes semaphore flags useful in
interprocessorcommunications.(Athoroughdiscussionontheuseofthis
featurefollowsshortly.)Azerowrittenintothesamelocationfromtheother
side will be stored in the semaphore request latch for that side until the
semaphore is freed by the first side.
When a semaphore flag is read, its value is spread into all data bits so
that a flag that is a one reads as a one in all data bits and a flag containing
a zero reads as all zeros. The read value is latched into one side’s output
registerwhenthatside'ssemaphoreselect(
SEM)andoutputenable(OE)
signals go active. This serves to disallow the semaphore from changing
state in the middle of a read cycle due to a write cycle from the other side.
Because of this latch, a repeated read of a semaphore in a test loop must
cause either signal (
SEM or OE) to go inactive or the output will never
change.
A sequence WRITE/READ must be used by the semaphore in order
to guarantee that no system level contention will occur. A processor
requests access to shared resources by attempting to write a zero into a
semaphore location. If the semaphore is already in use, the semaphore
requestlatchwillcontainazero,yetthesemaphoreflagwillappearasone,
a fact which the processor will verify by the subsequent read (see Truth
Table V). As an example, assume a processor writes a zero to the left port
at a free semaphore location. On a subsequent read, the processor will
verifythatithaswrittensuccessfullytothatlocationandwillassumecontrol
over the resource in question. Meanwhile, if a processor on the right side
attempts to write a zero to the same semaphore flag it will fail, as will be
verified by the fact that a one will be read from that semaphore on the right
side during subsequent read. Had a sequence of READ/WRITE been
used instead, system contention problems could have occurred during
the gap between the read and write cycles.
Itisimportanttonotethatafailedsemaphorerequestmustbefollowed
by either repeated reads or by writing a one into the same location. The
reason for this is easily understood by looking at the simple logic diagram
of the semaphore flag in Figure 4. Two semaphore request latches feed
into a semaphore flag. Whichever latch is first to present a zero to the
相关PDF资料 |
PDF描述 |
|---|---|
| 7016L25PFG | 16K X 9 DUAL-PORT SRAM, 25 ns, PQFP80 |
| 7016S35PFGB | 16K X 9 DUAL-PORT SRAM, 35 ns, PQFP80 |
| 70219-920 | 8 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-921LF | 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-921 | 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 7016L20JI | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC Tube 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 68PLCC - Rail/Tube |
| 7016L20JI8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 68PLCC - Tape and Reel |
| 7016L20PF | 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| 7016L20PF8 | 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| 7016L20PFI | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 80-Pin TQFP 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 80-Pin TQFP Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 80TQFP - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。