- 您现在的位置：买卖IC网 > PDF目录298491 > 7130LA35TF8 (INTEGRATED DEVICE TECHNOLOGY INC) 1K X 8 DUAL-PORT SRAM, 35 ns, PQFP64 PDF资料下载
参数资料
| 型号： | 7130LA35TF8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | SRAM |
| 英文描述： | 1K X 8 DUAL-PORT SRAM, 35 ns, PQFP64 |
| 封装： | STQFP-64 |
| 文件页数： | 9/19页 |
| 文件大小： | 153K |
| 代理商： | 7130LA35TF8 |
17
IDT7130SA/LA and IDT7140SA/LA
High-Speed 1K x 8 Dual-Port Static SRAM
Military, Industrial and Commercial Temperature Ranges
Functional Description
The IDT7130/IDT7140 provides two ports with separate control,
address and I/O pins that permit independent access for reads or
writes to any location in memory. The IDT7130/IDT7140 has an
automatic power down feature controlled by
CE. The CE controls on-
chip power down circuitry that permits the respective port to go into a
standby mode when not selected (
CE = VIH). When a port is enabled,
access to the entire memory array is permitted.
Interrupts
If the user chooses the interrupt function, a memory location (mail
box or message center) is assigned to each port. The left port interrupt
flag (
INTL) is asserted when the right port writes to memory location
3FE (HEX), where a write is defined as the
CER = R/WR = VILper Truth
Table II. The left port clears the interrupt by access address location
3FE access when
CEL = OEL =VIL, R/W is a "don't care". Likewise, the
right port interrupt flag (
INTR) is asserted when the left port writes to
memory location 3FF (HEX) and to clear the interrupt flag (
INTR), the
right port must access the memory location 3FF. The message (8 bits)
at 3FE or 3FF is user-defined, since it is an addressable SRAM
location. If the interrupt function is not used, address locations 3FE and
3FF are not used as mail boxes, but as part of the random access
memory. Refer to Truth Table II for the interrupt operation.
Busy Logic
Busy Logic provides a hardware indication that both ports of the
RAM have accessed the same location at the same time. It also allows
one of the two accesses to proceed and signals the other side that the
RAM is “Busy”. The
BUSY pin can then be used to stall the access until
the operation on the other side is completed. If a write operation has
been attempted from the side that receives a
BUSY indication, the
write signal is gated internally to prevent the write from proceeding.
The use of
BUSY logic is not required or desirable for all applica-
tions. In some cases it may be useful to logically OR the
BUSY outputs
together and use any
BUSY indication as an interrupt source to flag the
event of an illegal or illogical operation. In slave mode the
BUSY pin
operates solely as a write inhibit input pin. Normal operation can be
programmed by tying the
BUSY pins HIGH. If desired, unintended
write operations can be prevented to a port by tying the
BUSY pin for
that port LOW.
The
BUSY outputs on the IDT7130 RAM (Master) are open drain
type outputs and require open drain resistors to operate. If these
RAMs are being expanded in depth, then the
BUSY indication for the
resulting array does not require the use of an external AND gate.
Width Expansion with Busy Logic
Master/Slave Arrays
When expanding an RAM array in width while using busy logic, one
master part is used to decide which side of the RAM array will receive
a busy indication, and to output that indication. Any number of slaves
to be addressed in the same address range as the master, use the
busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140
RAMs the
BUSY pin is an output if the part is Master (IDT7130), and
the
BUSY pin is an input if the part is a Slave (IDT7140) as shown in
Figure 3.
If two or more master parts were used when expanding in width,
a split decision could result with one master indicating busy on one side
of the array and another master indicating busy on one other side of
the array. This would inhibit the write operations from one port for part
of a word and inhibit the write operations from the other port for the
other part of the word.
The
BUSY arbitration, on a Master, is based on the chip enable and
address signals only. It ignores whether an access is a read or write.
In a master/slave array, both address and chip enable must be valid
long enough for a
BUSY flag to be output from the master before the
actual write pulse can be initiated with either the R/
W signal or the byte
enables. Failure to observe this timing can result in a glitched internal
write inhibit signal and corrupted data in the slave.
Figure 3. Busy and chip enable routing for both width and depth
expansion with IDT7130 (Master) and IDT7140 (Slave)RAMs.
2689 drw 18
MASTER
Dual Port
RAM
BUSYL
BUSYR
CE
MASTER
Dual Port
RAM
BUSYL
BUSYR
CE
SLAVE
Dual Port
RAM
BUSYL
BUSYR
CE
SLAVE
Dual Port
RAM
BUSYL
BUSYR
CE
BUSYL
BUSYR
D
E
C
O
D
E
R
5V
270
270
相关PDF资料 |
PDF描述 |
|---|---|
| 7140LA35CB | 1K X 8 DUAL-PORT SRAM, 35 ns, CDIP48 |
| 7134SA35PB | 4K X 8 DUAL-PORT SRAM, 35 ns, PDIP48 |
| 71522-1050 | 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG |
| 71522-2050 | 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG |
| 71522-3050 | 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 7130LA35TFG | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 8KBIT 35NS 64TQFP |
| 7130LA45TFI | 功能描述:IC SRAM 8KBIT 64TQFP 制造商:idt, integrated device technology inc 系列:* 零件状态:最後搶購 标准包装:160 |
| 7130LA45TFI8 | 功能描述:IC SRAM 8KBIT 64TQFP 制造商:idt, integrated device technology inc 系列:* 零件状态:最後搶購 标准包装:500 |
| 7130LA55C | 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| 7130LA55CB | 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。