- 您现在的位置：买卖IC网 > PDF目录299200 > 7140SA25PFGI (INTEGRATED DEVICE TECHNOLOGY INC) 1K X 8 DUAL-PORT SRAM, 25 ns, PQFP64 PDF资料下载
参数资料
| 型号： | 7140SA25PFGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | SRAM |
| 英文描述： | 1K X 8 DUAL-PORT SRAM, 25 ns, PQFP64 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-64 |
| 文件页数： | 19/19页 |
| 文件大小： | 149K |
| 代理商： | 7140SA25PFGI |
9
IDT7130SA/LA and IDT7140SA/LA
High-Speed 1K x 8 Dual-Port Static SRAM
Military, Industrial and Commercial Temperature Ranges
Timing Waveform of Read Cycle No. 2, Either Side(3)
NOTES:
1. Timing depends on which signal is asserted last,
OE or CE.
2. Timing depends on which signal is deaserted first,
OE or CE.
3. R/
W = VIH and OE = VIL, and the address is valid prior to or coincidental with CE transition LOW.
4.
Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.
Timing Waveform of Read Cycle No. 1, Either Side(1)
ADDRESS
DATAOUT
tRC
tOH
PREVIOUS DATA VALID
tAA
tOH
DATA VALID
2689 drw 08
tBDDH
(2,3)
BUSYOUT
NOTES:
1. R/
W = VIH, CE = VIL, and is OE = VIL. Address is valid prior to the coincidental with CE transition LOW.
2. tBDD delay is required only in the case where the opposite port is completing a write operation to the same the address location. For simultaneous read operations,
BUSY has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.
CE
tACE
tAOE
tHZ
tLZ
tPD
VALID DATA
tPU
50%
OE
DATAOUT
CURRENT
ICC
ISS
50%
2689 drw 09
(4)
(1)
(2)
(4)
tLZ
tHZ
相关PDF资料 |
PDF描述 |
|---|---|
| 7140LA25JGI | 1K X 8 DUAL-PORT SRAM, 25 ns, PQCC52 |
| IDT7140SA25PFGB | HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM |
| IDT7140SA25PFGI | HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM |
| IDT7140SA25TFG | HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM |
| IDT7140SA25TFGB | HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 7140SA35C | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 8K-Bit 1K x 8 35ns 48-Pin SBCDIP Tube 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 8KBIT 1KX8 35NS 48PIN SBDIP - Bulk |
| 7140SA35CB | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 8K-Bit 1K x 8 35ns 48-Pin SBCDIP 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 8K-Bit 1K x 8 35ns 48-Pin SBCDIP Tube 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 8KBIT 1KX8 35NS 48PIN SBDIP - Bulk |
| 7140SA35J | 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| 7140SA35J8 | 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| 7140SA35JI | 功能描述:静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。