- 您现在的位置：买卖IC网 > PDF目录68811 > 71M6521DE-IMR/F (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY ANALOG CIRCUIT, QCC68 PDF资料下载
参数资料
| 型号： | 71M6521DE-IMR/F |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, QCC68 |
| 封装： | LEAD FREE, LQFN-68 |
| 文件页数： | 32/103页 |
| 文件大小： | 1691K |
| 代理商： | 71M6521DE-IMR/F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页
71M6521DE/71M6521FE
Energy Meter IC
DATA SHEET
OCTOBER 2010
Page: 34 of 103
2005-2010 Teridian Semiconductor Corporation
v1.1
A Maxim Integrated Products Brand
19-5370; 10/10
would be to clear them with a bit operation. This is to be avoided. The hardware implements bit operations as a byte wide read-
modify-write hardware macro. If an interrupt occurs after the read, but before the write, its flag will be cleared unintentionally.
The proper way to clear the flag bits is to write a byte mask consisting of all ones except for a zero in the location of the bit to
be cleared. The flag bits are configured in hardware to ignore ones written to them.
Interrupt Enable
Interrupt Flag
Interrupt Description
NAME
LOCATION
NAME
LOCATION
EX0
SFR A8[[0]
IE0
SFR 88[1]
External interrupt 0
EX1
SFR A8[2]
IE1
SFR 88[3]
External interrupt 1
EX2
SFR B8[1]
IEX2
SFR C0[1]
External interrupt 2
EX3
SFR B8[2]
IEX3
SFR C0[2]
External interrupt 3
EX4
SFR B8[3]
IEX4
SFR C0[3]
External interrupt 4
EX5
SFR B8[4]
IEX5
SFR C0[4]
External interrupt 5
EX6
SFR B8[5]
IEX6
SFR C0[5]
External interrupt 6
EX_XFER
2002[0]
IE_XFER
SFR E8[0]
XFER_BUSY interrupt (int 6)
EX_RTC
2002[1]
IE_RTC
SFR E8[1]
RTC_1SEC interrupt (int 6)
EX_FWCOL
2007[4]
IE_FWCOL0
SFR E8[3]
FWCOL0 interrupt (int 2)
IE_FWCOL1
SFR E8[2]
FWCOL1 interrupt (int 2)
EX_PLL
2007[5]
IE_PLLRISE
SFRE8[6]
PLL_OK rise interrupt (int 4)
IE_PLLFALL
SFRE8[7]
PLL_OK fall interrupt (int 4)
IE_WAKE
SFRE8[5]
AUTOWAKE flag
IE_PB
SFRE8[4]
PB flag
Table 47: Interrupt Enable and Flag Bits
The AUTOWAKE and PB flag bits are shown in Table 47 because they behave similarly to interrupt flags, even though they are
not actually related to an interrupt. These bits are set by hardware when the MPU wakes from a push button or wake timeout.
The bits are reset by writing a zero. Note that the PB flag is set whenever the PB is pushed, even if the part is already awake.
Each interrupt has its own flag bit, which is set by the interrupt hardware and is reset automatically by the MPU interrupt
handler (0 through 5). XFER_BUSY and RTC_1SEC, which are OR-ed together, have their own enable and flag bits in addition
to the interrupt 6 enable and flag bits (see Table 47), and these interrupts must be cleared by the MPU software.
When servicing the XFER_BUSY and RTC_1SEC interrupts, special care must be taken to avoid lock-up
conditions: If, for example, the XFER_BUSY interrupt is serviced, control must not return to the main program
without checking the RTC_1SEC flag. If this rule is ignored, a RTC_1SEC interrupt appearing during the
XFER_BUSY service routine will disable the processing of any XFER_BUSY or RTC_1SEC interrupt, since both
interrupts are edge-triggered (see the Software User’s Guide SUG652X).
The external interrupts are connected as shown in Table 47. The polarity of interrupts 2 and 3 is programmable in the MPU via
the I3FR and I2FR bits in T2CON. Interrupts 2 and 3 should be programmed for falling sensitivity. The generic 8051 MPU
literature states that interrupts 4 through 6 are defined as rising edge sensitive. Thus, the hardware signals attached to
interrupts 5 and 6 are inverted to achieve the edge polarity shown in Table 47.
SFR (special function register) enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has
its own flag bit that is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5).
XFER_BUSY and RTC_1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable
and flag bits (see Table 47), and these interrupts must be cleared by the MPU software.
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6521FE-IM/F | SPECIALTY ANALOG CIRCUIT, QCC68 |
| 71M6521FE-IGT/F | SPECIALTY ANALOG CIRCUIT, QFP64 |
| 71M6531D-IMR/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 71M6532D-IGTR/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100 |
| 71M6532F-IGT/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6521DH | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Energy Meter ICs |
| 71M6521DH-IGT/F | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Energy Meter ICs |
| 71M6521DH-IGTR/F | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Energy Meter ICs |
| 71M6521FE | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Energy Meter IC |
| 71M6521FE-DB | 功能描述:开发板和工具包 - 8051 71M6521FE Demo Brd RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。