- 您现在的位置：买卖IC网 > PDF目录20635 > 71M6521FE-IM/F (Maxim Integrated)IC ENERGY METER 32K FLASH 68-QFN PDF资料下载
参数资料
| 型号： | 71M6521FE-IM/F |
| 厂商： | Maxim Integrated |
| 文件页数： | 15/107页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METER 32K FLASH 68-QFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 260 |
| 系列： | Single Converter Technology® |
| 测量误差： | 0.4% |
| 电源电压： | 3 V ~ 3.6 V |
| 测量仪表类型： | 单相，双相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（7.5x7.5） |
| 包装： | 散装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页
71M6521DE/DH/FE Data Sheet
Real-Time Monitor
The CE contains a Real-Time Monitor (RTM), which can be programmed through the UART to monitor four
selectable CE DRAM locations at full sample rate. The four monitored locations are serially output to the TMUXOUT
pin via the digital output multiplexer at the beginning of each CE code pass. The RTM can be enabled and disabled
with RTM_EN . The RTM output is clocked by CKTEST. Each RTM word is clocked out in 35 cycles and contains a
leading flag bit. See the Functional Description section for the RTM output format. RTM is low when not in use.
Pulse Generator
The chip contains two pulse generators that create low-jitter pulses at a rate set by either CE or MPU. The function is
distinguished by EXT_PULSE (a CE input variable in CE DRAM):
?
?
If EXT_PULSE = 1, APULSEW*WRATE and APULSER * WRATE control the pulse rate (external pulse
generation)
If EXT_PULSE is 0, APULSEW is replaced with WSUM_X and APULSER is replaced with VARSUM_X (internal
pulse generation).
The I/O RAM bits DIO_PV and DIO_PW, as described in the Digital I/O section, can be programmed to route
WPULSE to the output pin DIO6 and VARPULSE to the output pin DIO7. Pulses can also be output on OPT_TX (see
OPT_TXE[1:0] for details).
During each CE code pass, the hardware stores exported sign bits in an 8-bit FIFO and outputs them at a specified
interval. This permits the CE code to calculate all of the pulse generator outputs at the beginning of its code pass and
to rely on hardware to spread them over the MUX frame. The FIFO is reset at the beginning of each MUX frame.
PLS_INTERVAL controls the delay to the first pulse update and the interval between subsequent updates. Its LSB is
four CK_FIR cycles, or 4 * 203ns. If PLS_INTERVAL is zero, the FIFO is deactivated and the pulse outputs are
updated immediately. Thus, N INTERVAL is 4* PLS_INTERVAL.
For use with the supplied standard Teridian CE code, PLS_INTERVAL is set to a fixed value of 81. PLS_INTERVAL is
specified so that all of the pulse updates are output before the MUX frame completes.
On-chip hardware provides a maximum pulse width feature: PLS_MAXWIDTH[7:0] selects a maximum negative pulse
width to be ‘Nmax’ updates per multiplexer cycle according to the formula: Nmax = (2* PLS_MAXWIDTH +1). If
PLS_MAXWIDTH = 255, no width checking is performed.
Given that PLS_INTERVAL = 81, the maximum pulse width is determined by:
Maximum Pulse Width = (2 * PLS_MAXWIDTH +1) * 81*4*203ns = 65.9μs + PLS_MAXWIDTH * 131.5μs
If the pulse period corresponding to the pulse rate exceeds the desired pulse width, a square wave with 50% duty-
cycle is generated.
The CE pulse output polarity is programmable to be either positive or negative. Pulse polarity may be inverted with
PLS_INV . When this bit is set, the pulses are active high, rather than the more usual active low.
CE Functional Overview
The ADC processes one sample per channel per multiplexer cycle. Figure 4 shows the timing of the samples taken
during one multiplexer cycle.
The number of samples processed during one accumulation cycle is controlled by the I/O RAM registers PRE_SAMPS
(0x2001[7:6]) and SUM_CYCLES (0x2001[5:0]). The integration time for each energy output is
PRE_SAMPS * SUM_CYCLES / 2520.6, where 2520.6 is the sample rate [Hz]
For example, PRE_SAMPS = 42 and SUM_CYCLES = 50 will establish 2100 samples per accumulation cycle.
PRE_SAMPS = 100 and SUM_CYCLES = 21 will result in the exact same accumulation cycle of 2100 samples or
833ms. After an accumulation cycle is completed, the XFER_BUSY interrupt signals to the MPU that accumulated
data are available.
Rev 3
Page: 15 of 107
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6208IBZ | IC MOSFET DRVR SYNC BUCK 8-SOIC |
| MAX1576ETG+ | IC LED DRVR WHITE BCKLGT 24-TQFN |
| GSM10DSUN | CONN EDGECARD 20POS DIP .156 SLD |
| 71M6521DE-IGT/F | IC ENERGY METER 16K FLASH 64LQFP |
| F930J107KCC | CAP TANT 100UF 6.3V 10% 2312 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6521FE-IMR | 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Residential Energy Meter IC |
| 71M6521FE-IMR/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6521-TGP1-68M | 制造商:Maxim Integrated Products 功能描述:Programmer Accessories Gang Programmer Base w/6521 Socket Brd |
| 71M6523-DB | 功能描述:开发板和工具包 - 8051 71M6521D Demo Brd RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
| 71M6523-IM | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。