- 您现在的位置：买卖IC网 > PDF目录20635 > 71M6521FE-IM/F (Maxim Integrated)IC ENERGY METER 32K FLASH 68-QFN PDF资料下载
参数资料
| 型号： | 71M6521FE-IM/F |
| 厂商： | Maxim Integrated |
| 文件页数： | 17/107页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METER 32K FLASH 68-QFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 260 |
| 系列： | Single Converter Technology® |
| 测量误差： | 0.4% |
| 电源电压： | 3 V ~ 3.6 V |
| 测量仪表类型： | 单相，双相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（7.5x7.5） |
| 包装： | 散装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页
71M6521DE/DH/FE Data Sheet
80515 MPU Core
The 71M6521DE/DH/FE includes an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one
clock cycle. Using a 5 MHz clock results in a processing throughput of 5 MIPS. The 80515 architecture eliminates
redundant bus states and implements parallel execution of fetch and execution phases. Normally a machine cycle is
aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single cycle. This leads to
an 8x performance (in average) improvement (in terms of MIPS) over the Intel 8051 device running at the same clock
frequency.
Actual processor clocking speed can be adjusted to the total processing demand of the application (metering
calculations, AMR management, memory management, LCD driver management and I/O management) using the I/O
RAM register MPU_DIV[2:0] .
Typical measurement and metering functions based on the results provided by the internal 32-bit compute engine
(CE) are available for the MPU as part of the Teridian standard library. A standard ANSI “C” 80515-application
programming interface library is available to help reduce design cycle.
Memory Organization
The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces.
Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas:
Program memory (flash), external data memory (XRAM), physically consisting of XRAM, CE DRAM, and I/O RAM,
and internal data memory (Internal RAM). Table 4 shows the memory map.
Address
(hex)
0000-7FFF
0000-3FFF
0000-1FFF
on 1K
boundary
0000-07FF
1000-11FF
2000-20FF
Memory
Technology
Flash Memory
Flash Memory
Static RAM
Static RAM
Static RAM
Memory Type
Non-volatile
Non-volatile
Volatile
Volatile
Volatile
Typical Usage
MPU Program and non-
volatile data
CE program
MPU data XRAM,
CE data
Configuration RAM
I/O RAM
Wait States
(at 5MHz)
0
0
0
6
0
Memory Size
(bytes)
32K
16K
8K
2K
2K
512
256
Table 4: Memory Map
Internal and External Data Memory: Both internal and external data memory are physically located on the
71M6521DE/DH/FE IC. “External” data memory is only external to the 80515 MPU core.
Program Memory: The 80515 can theoretically address up to 64KB of program memory space from 0x0000 to
0xFFFF. Program memory is read when the MPU fetches instructions or performs a MOVC operation.
After reset, the MPU starts program execution from location 0x0000. The lower part of the program memory includes
reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003.
External Data Memory: While the 80515 is capable of addressing up to 64KB of external data memory (0x0000 to
contain physical memory. The 80515 writes into external data memory when the MPU executes a MOVX @Ri,A or
MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX
A,@DPTR instruction (SFR USR2 provides the upper 8 bytes for the MOVX A,@Ri instruction).
Clock Stretching: MOVX instructions can access fast or slow external RAM and external peripherals. The three low
order bits of the CKCON register define the stretch memory cycles. Setting all the CKCON stretch bits to one allows
access to very slow external RAM or external peripherals.
Table 5 shows how the signals of the External Memory Interface change when stretch values are set from 0 to 7. The
widths of the signals are counted in MPU clock cycles. The post-reset state of the CKCON register, which is in bold in
the table, performs the MOVX instructions with a stretch value equal to 1.
Rev 3
Page: 17 of 107
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6208IBZ | IC MOSFET DRVR SYNC BUCK 8-SOIC |
| MAX1576ETG+ | IC LED DRVR WHITE BCKLGT 24-TQFN |
| GSM10DSUN | CONN EDGECARD 20POS DIP .156 SLD |
| 71M6521DE-IGT/F | IC ENERGY METER 16K FLASH 64LQFP |
| F930J107KCC | CAP TANT 100UF 6.3V 10% 2312 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6521FE-IMR | 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Residential Energy Meter IC |
| 71M6521FE-IMR/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6521-TGP1-68M | 制造商:Maxim Integrated Products 功能描述:Programmer Accessories Gang Programmer Base w/6521 Socket Brd |
| 71M6523-DB | 功能描述:开发板和工具包 - 8051 71M6521D Demo Brd RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
| 71M6523-IM | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。