- 您现在的位置：买卖IC网 > PDF目录68811 > 71M6534-IGTR/F (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY ANALOG CIRCUIT, PQFP120 PDF资料下载
参数资料
| 型号： | 71M6534-IGTR/F |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 封装： | LEAD FREE, LQFP-120 |
| 文件页数： | 33/124页 |
| 文件大小： | 2008K |
| 代理商： | 71M6534-IGTR/F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
16
2007-2009 TERIDIAN Semiconductor Corporation
v1.1
1.2.12 Pulse Generators
The 71M6533 and 71M6534 provide four pulse generators, RPULSE, WPULSE, XPULSE and YPULSE,
as well as hardware support for the RPULSE and WPULSE pulse generators. The pulse generators can
be used to output CE status indicators, SAG for example, to DIO pins.
The polarity of the pulses may be inverted with PLS_INV. When this bit is set, the pulses are active high,
rather than the more usual active low. PLS_INV inverts all the pulse outputs.
XPULSE and YPULSE
Pulses generated by the CE may be exported to the XPULSE and YPULSE pulse outputs. Pins DIO8
and DIO9 are used for these pulses. Generally, the XPULSE and YPULSE outputs are updated once on
each pass of the CE code, resulting in a pulse frequency up to a maximum of 1260Hz (assuming a MUX
frame is 13 CK32 cycles).
Standard CE code permits the selection of either an energy indication or signaling of a sag event for the
YPULSE output. See Section 4.3 CE Interface Description for details.
RPULSE and WPULSE
During each CE code pass, the hardware stores exported WPULSE AND RPULSE sign bits in an 8-bit FIFO
and outputs them at a specified interval. This permits the CE code to calculate the RPULSE and WPULSE
outputs at the beginning of its code pass and to rely on hardware to spread them over the MUX frame. The
FIFO is reset at the beginning of each MUX frame. PLS_INTERVAL[7:0] controls the delay to the first pulse
update and the interval between subsequent updates. The LSB of PLS_INTERVAL[7:0] is equivalent to 4
CK_FIR cycles. If zero, the FIFO is deactivated and the pulse outputs are updated immediately. Thus,
NINTERVAL is 4*PLS_INTERVAL.
Since the FIFO resets at the beginning of each MUX frame, the user must specify PLS_INTERVAL so that
all of the pulse updates are output before the MUX frame completes. For instance, if the CE code outputs
6 updates per MUX interval, and if the MUX interval is 1950 cycles long, the ideal value for the interval is
1950/6/4 = 81.25. If PLS_INTERVAL = 82, the fifth output will occur too late and be lost. In this case, the
proper value for PLS_INTERVAL is 81.
Hardware also provides a maximum pulse width feature: PLS_MAXWIDTH[7:0] selects a maximum nega-
tive pulse width to be Nmax updates according to the formula: Nmax = (2*PLS_MAXWIDTH+1). If
PLS_MAXWIDTH=255, no width checking is performed.
The WPULSE and RPULSE pulse generator outputs are available on DIO6 and DIO7, respectively. They
can also be output on OPT_TX (see OPT_TXE[1:0] for details).
1.2.13 Data RAM (XRAM)
In the 71M6533/71M6534, the CE and MPU use a single general-purpose Data RAM (also referred to as
XRAM). The Data RAM is 1024 32-bit words, shared between the CE and the MPU using a time-multi-
plex method. This reduces MPU wait states when accessing CE data. When the MPU and CE are clock-
ing at maximum frequency (10 MHz), the DRAM will make up to four accesses during each 100 ns inter-
val. These consist of two MPU accesses, one CE access and one SPI access.
The Data RAM is 32 bits wide and uses an external multiplexer so as to appear byte-wide to the MPU.
The Data RAM hardware will convert an MPU byte write operation into a read-modify-write operation that
requires two Data RAM accesses. The second access is guaranteed to be available because the MPU
cannot access the XRAM on two consecutive instructions unless it is using the same address.
In addition to the reduction of wait states, this arrangement permits the MPU to easily use unneeded CE data
memory. Likewise, the amount of memory the CE uses is not limited by the size of a dedicated CE data RAM.
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6533H-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6533H-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6533-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6534H-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6533-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6541D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:71M6541D/71M6541F/71M6541G/71M6542F/71M6542G 是 TeridianTM 的第4 代高集成度单相电表SoC |
| 71M6541D_1111 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Energy Meter ICs |
| 71M6541D-IGT/F | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6541D-IGTR/F | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6541DT-IGT/F | 制造商:Maxim Integrated Products 功能描述:ENERGY METER ICS - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。