- 您现在的位置：买卖IC网 > PDF目录1978 > 73M1903C-IMR/F (Maxim Integrated Products)IC MODEM AFE MULTIREGIONAL 32QFN PDF资料下载
参数资料
| 型号： | 73M1903C-IMR/F |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 45/48页 |
| 文件大小： | 0K |
| 描述： | IC MODEM AFE MULTIREGIONAL 32QFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 通道数： | 2 |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页
73M1903C Data Sheet
DS_1903C_033
6
Rev. 5.0
2
Modem Analog Front End (MAFE) Serial Interface
The Modem Analog Front End (MAFE) serial data port is a bi-directional port that is supported by most
DSPs. The typical I
2S (Inter-IC Sound, NXP semiconductor) bus can be easily converted into MAFE
compatible interface. The 73M1903C can be configured either as a master or a slave of the serial
interface. When the 73M1903C is configured as a master device, it generates a serial bit clock, Sclk,
from a system clock, Sysclk, which is normally an output from an on-chip PLL that can be programmed by
the user. In master mode, the serial bit clock is always derived by dividing the system clock by 18. The
Sclk rate, Fsclk, is related to the frame synchronization rate (sample rate), Fs, by the relationship Fsclk =
256 x Fs or Fs = Fsclk / 256 = Fsys / 18 / 256 = Fsys / 4608, where Fsys is the frequency of Sysclk. Fs is
also the rate at which both transmit and receive data bytes are sent (received) to (by) the Host.
Throughout this document two pairs of sample rate, Fs, and crystal frequency, Fxtal, will be often cited to
facilitate discussions. They are:
1.
Fxtal1 = 27 MHz, Fs1 = 7.2 kHz
2.
Fxtal2 = 18.432 MHz, Fs2 = 8 kHz.
3.
Fxtal3 = 24.576 MHz, Fs3 = 9.6 kHz
Upon reset, until a switch to the PLL based clock, Pllclk, occurs, the system clock will be at the crystal
frequency, Fxtal, and therefore the serial bit clock will be sclk = Fsys/18 = Fxtal/18.
Examples:
1. If Fxtal1 = 27.000 MHz, then sclk=1.500 MHz and Fs=sclk/256 = 5.859375 kHz.
2.
If Fxtal2 = 18.432 MHz, then sclk=1.024 MHz and Fs=sclk/256 = 4.00 kHz.
3.
If Fxtal3 = 24.576 MHz, then sclk=1.3653 MHz and Fs=sclk/256 = 5.33 kHz.
When 73M1903C is programmed through the serial port to a desired Fs and the PLL has settled out, the
system clock will transition to the PLL-based clock in a glitch-less manner.
Examples:
1. If Fs1 = 7.2 kHz, Fsys = 4608 * Fs = 33.1776 MHz and sclk = Fsys / 18 = 1.8432 MHz.
2.
If Fs2 = 8.0 kHz, Fsys = 4608 * Fs = 36.8640 MHz and sclk = Fsys / 18 = 2.048 MHz.
3. If Fs3 = 9.6 kHz, Fsys = 4608 * Fs = 44.2368 MHz and sclk = Fsys / 18 = 2.4576 MHz.
This transition is entirely controlled by the host. Upon reset or power down of PLL and/or analog front
end, the chip will automatically run off the crystal until the host forces the transition by setting Frcvco bit
(Bit 7 in Register0E). The transition should be forced on or after the second frame synch period following
the write to a designated PLL programming registers (Register08 to Register0D).
When reprogramming the PLL the host should first transition the system clock to the crystal before
reprogramming the PLL so that any transients associated with it will not adversely impact the serial port
communication.
Power saving is accomplished by disabling the analog front end by clearing ENFE bit (bit 7 Register00).
During the normal operation, a data frame sync signal (
FS) is generated by the 73M1903C at the rate of
Fs. For every data
FS there are 16 bits transmitted and 16 bits received.
The frame synchronization (
FS) signal is pin programmable for type (Figure 1). FS can either be early or
late determined by the state of the TYPE input pin. When Type pin is left open (high), an early
FS is
generated in the bit clock prior to the first data bit transmitted or received. When held low, a late
FS
operates as a chip select; the
FS signal is active (low) for all bits that are transmitted or received. The
TYPE input pin is sampled when the reset pin is active (low) and ignored at all other times. The final
state of the TYPE pin as the reset pin is de-asserted determines the frame synchronization mode used.
相关PDF资料 |
PDF描述 |
|---|---|
| 83336-22 | IC PLL INTEGER-N 3GHZ 44CQFJ |
| 8N3Q001EG-105LCDI8 | IC CLCK OSC QUAD FREQUENCY 5X7 |
| 8N3QV01EG-0109CDI8 | IC VCXO LVPECL QD FREQUENCY 5X7 |
| ABFT-40.000MHZ-T2 | FREQ TRANSLATOR JITTER ATTEN |
| ABMX0127SC | IC OSC 27MHZ 3.3V SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 73M1903-EVM-600 | 功能描述:网络开发工具 73M1903 w/Ppu & 600 Ohm Term-Usa & Japan RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
| 73M1903-EVM-ETSI | 功能描述:网络开发工具 73M1903 w/Etsi 203 Complex Imped. Term RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
| 73M1903-EVM-WW | 功能描述:BOARD DEMO 73M1903 PPU WORLDWIDE RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| 73M1903-IM/F | 功能描述:电信线路管理 IC Modem AFE V.22Bis-V.92 RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| 73M1903-IM/F1 | 功能描述:电信线路管理 IC RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。