收藏本站
参数资料
型号： 73S1210F-EB
厂商： Maxim Integrated Products
文件页数： 4/126页
文件大小： 0K
描述： BOARD EVAL 73S1210F DOC/CD CABLE
产品培训模块： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装： 1
系列： *
DS_1210F_001
73S1210F Data Sheet
Rev. 1.4
101
ATR Timeout Registers (ATRLsB): 0xFE20
0x00, (ATRMsB): 0xFE1F 0x00
These registers form the ATR timeout (ATRTO [15:0]) parameter. Time in ETU between the leading
edge of the first character and leading edge of the last character of the ATR response. Timer is enabled
when the RCVATR is set and starts when leading edge of the first start bit is received and disabled when
the RCVATR is cleared. An ATR timeout is generated if this time is exceeded.
Table 103: The ATRLsB Register
MSB
LSB
ATRTO.7
ATRTO.6
ATRTO.5
ATRTO.4
ATRTO.3
ATRTO.1
ATRTO.2 ATRTO.0
Table 104: The ATRMsB Register
MSB
LSB
ATRTO.15
ATRTO.14
ATRTO.13
ATRTO.12
ATRTO.11
ATRTO.10 ATRTO.9 ATRTO.8
TS Timeout Register (STSTO): 0xFE21
0x00
The TS timeout is the time in ETU between the de-assertion of smart card reset and the leading edge of
the TS character in the ATR (when DETTS is set). The timer is started when smart card reset is
de-asserted. An ATR timeout is generated if this time is exceeded (MUTE card).
Table 105: The STSTO Register
MSB
LSB
TST0.7
TST0.6
TST0.5
TST0.4
TST0.3
TST0.1
TST0.2
TST0.0
Reset Time Register (RLength): 0xFE22
0x70
Time in ETUs that the hardware delays the de-assertion of RST. If set to 0 and RSTCRD = 0, the hardware
adds no extra delay and the hardware will release RST after VCCOK is asserted during power-up. If set to 1,
it will delay the release of RST by the time in this register. When the firmware sets the RSTCRD bit, the
hardware will assert reset (RST = 0 on pin). When firmware clears the bit, the hardware will release RST
after the delay specified in Rlen. If firmware sets the RSTCRD bit prior to instructing the power to be applied
to the smart card, the hardware will not release RST after power-up until RLen after the firmware clears the
RSTCRD bit. This provides a means to power up the smart card and hold it in reset until the firmware wants
to release the RST to the selected smart card. Works with the selected smart card interface.
Table 106: The RLength Register
MSB
LSB
RLen.7
RLen.6
RLen.5
RLen.4
RLen.3
RLen.1
RLen.2
RLen.0
相关PDF资料
PDF描述
ECC22DCMT CONN EDGECARD 44POS .100 WW
73S1209F-EB BOARD EVAL 73S1209F DOC/CD CABLE
EBC25DTAS CONN EDGECARD 50POS R/A .100 SLD
DS8005-KIT# EVALUATION KIT FOR DS8005
UVR1A153MHD CAP ALUM 15000UF 10V 20% RADIAL
相关代理商/技术参数
参数描述
73S1210F-EB-Lite 功能描述:开发板和工具包 - 8051 73S1210F Eval Brd Lite w/Doc Cd, Cable RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压:
73S1210F-EB-LiteMS 功能描述:开发板和工具包 - 8051 73S1210F Eval Brd Lite + Multi Sam RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压:
73S1215F 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S1215F-44IM/F 功能描述:8位微控制器 -MCU 80515 SoC w/USB & PINpad RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
73S1215F-44IM/F/P 功能描述:IC SMART CARD READER PROG 44-QFN RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:260 系列:73S12xx 核心处理器:80515 芯体尺寸:8-位 速度:24MHz 连通性:I²C，智能卡，UART/USART，USB 外围设备:LED，POR，WDT 输入/输出数:9 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:2K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-VFQFN 裸露焊盘 包装:管件
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*