参数资料
型号: 74ALVCH16823
厂商: NXP Semiconductors N.V.
英文描述: Automotive Catalog Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 14-SOIC -40 to 125
中文描述: 18位总线接口D型触发器的复位,使三态
文件页数: 2/12页
文件大小: 103K
代理商: 74ALVCH16823
Philips Semiconductors
Product specification
74ALVCH16823
18-bit D-type flip-flop (3-State)
2
1998 Jul 29
853–2100 19800
FEATURES
Wide supply voltage range of 1.2V to 3.6V
Complies with JEDEC standard no. 8-1A.
CMOS low power consumption
Direct interface with TTL levels
Current drive
±
24 mA at 3.0 V
Multibyte
flow-through standard pin-out architecture
Low inductance multiple V
CC
and GND pins to minimize noise and
ground bounce
All data inputs have bus hold
Output drive capability 50
transmission lines @ 85
°
C
DESCRIPTION
The 74ALVCH16823 is a 18-bit edge-triggered flip-flop featuring
separate D-type inputs for each flip-flop and 3-state outputs for bus
oriented applications. Incorporates bushold data inputs which
eliminate the need for external pull-up resistors to hold unused
inputs. The74ALVCH16823 consists of two sections of nine
edge-triggered flip-flops. A clock (CP) input, an output-enable (OE)
input, a Master reset (MR) input and a clock-enable( CE) input are
provided for each total 9-bit section.
With the clock-enable (CE) input LOW, the D-type flip-flops will store
the state of their individual D-inputs that meet the set-up and hold
time requirements on the LOW-to-HIGH CP transition. Taking CE
HIGH disables the clock buffer, thus latching the outputs. Taking the
Master reset (MR) input LOW causes all the Q outputs to go LOW
independently of the clock.
When OE is LOW, the contents of the flip-flops are available at the
outputs. When the OE is HIGH, the outputs go to the high
impedance OFF-state. Operation of the OE input does not affect the
state of flip-flops.
Active bus hold circuitry is provided to hold unused or floating data
inputs at a valid logic level.
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25
°
C; t
r
= t
f
2.5ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
CP to Qn
V
CC
= 2.5V, CL = 30pF
V
CC
= 3.3V, CL = 50pF
V
CC
= 2.5V, CL = 30pF
V
CC
= 3.3V, CL = 50pF
2.1
2.1
ns
F
max
Maximum clock frequency
300
350
MHz
C
I
Input capacitance
5.0
pF
C
PD
Power dissipation capacitance per latch
V = GND to V
CC1
Outputs enabled
16
pF
Outputs disabled
10
NOTES:
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in W):
P
D
= C
PD
×
V
CC2
×
f
i
+ (C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
56-Pin Plastic SSOP Type II
-40
°
C to +85
°
C
74ALVCH16823 DL
ACH16823 DL
SOT371-1
56-Pin Plastic TSSOP Type II
-40
°
C to +85
°
C
74ALVCH16823 DGG
ACH16823 DGG
SOT364-1
相关PDF资料
PDF描述
74ALVCH16825 Automotive Catalog Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 14-TSSOP -40 to 125
74ALVCH16827 20-bit buffer/line driver, non-inverting 3-State
74ALVCH16841DL 20-bit bus interface D-type latch (3-State)
74ALVCH16841 20-bit bus interface D-type latch 3-State
74ALVCH16843 3-Line To 8-Line Decoders/Demultiplexers 16-SSOP -40 to 85
相关代理商/技术参数
参数描述
74ALVCH16823APA 制造商:Rochester Electronics LLC 功能描述: 制造商:Integrated Device Technology Inc 功能描述:
74ALVCH16823DG 功能描述:触发器 18-BIT BUS INTERFACE 3-STATE RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel
74ALVCH16823DGG 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:18-bit bus-interface D-type flip-flop with reset and enable 3-State
74ALVCH16823DGG,11 功能描述:触发器 18-BIT BUS INTERFACE RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel
74ALVCH16823DGG,112 制造商:NXP Semiconductors 功能描述: