参数资料
型号: 74LVTH182512DGGRG4
厂商: TEXAS INSTRUMENTS INC
元件分类: 总线收发器
英文描述: LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PDSO64
封装: GREEN, PLASTIC, TSSOP-64
文件页数: 33/38页
文件大小: 735K
代理商: 74LVTH182512DGGRG4
SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL NAME
DESCRIPTION
1A1–1A9,
2A1–2A9
Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9,
2B1–2B9
Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA,
2CLKAB, 2CLKBA
Normal-function clock inputs. See function table for normal-mode logic.
GND
Ground
1LEAB, 1LEBA,
2LEAB, 2LEBA
Normal-function latch enables. See function table for normal-mode logic.
1OEAB, 1OEBA,
2OEAB, 2OEBA
Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the
terminal to a high level if left unconnected.
TCK
Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous to
TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI
Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through
the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO
Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data
through the instruction register or selected data register.
TMS
Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP
controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC
Supply voltage
相关PDF资料
PDF描述
74LVX573MTR LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
74VHC03TTR AHC/VHC SERIES, QUAD 2-INPUT NAND GATE, PDSO14
74VHC112M Dual J-K Flip-Flops with Preset and Clear
74VHC112MTC Dual J-K Flip-Flops with Preset and Clear
74VHC112SJ Dual J-K Flip-Flops with Preset and Clear
相关代理商/技术参数
参数描述
74LVTH182646APMG4 功能描述:特定功能逻辑 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 产品: 系列:SN74ABTH18502A 工作电源电压:5 V 封装 / 箱体:LQFP-64 封装:Tube
74LVTH182652APMG4 功能描述:特定功能逻辑 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 产品: 系列:SN74ABTH18502A 工作电源电压:5 V 封装 / 箱体:LQFP-64 封装:Tube
74LVTH18502APMRG4 功能描述:特定功能逻辑 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 产品: 系列:SN74ABTH18502A 工作电源电压:5 V 封装 / 箱体:LQFP-64 封装:Tube
74LVTH18504APMRG4 功能描述:特定功能逻辑 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 产品: 系列:SN74ABTH18502A 工作电源电压:5 V 封装 / 箱体:LQFP-64 封装:Tube
74LVTH18511DGGRE4 功能描述:总线收发器 3.3V ABT 18-BIT Univ Bus Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel