- 您现在的位置：买卖IC网 > PDF目录10605 > 78P2351-IGT/F (Maxim Integrated Products)LINE INTERFACE UNIT 100-LQFP PDF资料下载
参数资料
| 型号： | 78P2351-IGT/F |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 5/42页 |
| 文件大小： | 0K |
| 描述： | LINE INTERFACE UNIT 100-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 1/1 |
| 规程： | E4，OC-3，STM1-E |
| 电源电压： | 3.15 V ~ 3.45 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（16x16） |
| 包装： | 托盘 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
78P2351
Single Channel
OC-3/ STM1-E/ E4 LIU
Page: 13 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
REGISTER DESCRIPTION (continued)
PORT-SPECIFIC REGISTERS
For PA[3:0] = 1 only. Accessing a register with port address greater than 1 constitutes an invalid command.
ADDRESS 1-0: MODE CONTROL REGISTER
BIT
NAME
TYPE
DFLT
VALUE
DESCRIPTION
7
PDTX
R/W
0
Transmitter Power-Down:
0 : Normal Operation
1 : Power-Down. CMI Transmit output is tri-stated.
6
PDRX
R/W
0
Receiver Power-Down:
0 : Normal Operation
1 : Power-Down
5
PMODE
R/W
X
Parallel Mode Interface Selection:
When PAR=0, PMODE is invalid and defaults to logic ‘1’;
When PAR=1, (Master Control Register: bit 5), PMODE selects the
source of the transmit parallel clock, either taken from the framer
externally or generated internally. Default value is determined by
CKMODE pin setting upon power up or reset.
0: Slave Timing. PICK clock input to the transmitter
1: Master Timing. PTOCK clock output from the transmitter
4
SMOD[1]
R/W
X
3
SMOD[0]
R/W
X
Serial Mode Interface Selection:
When PAR=0 (Master Control Register: bit 5), SMOD[1:0] configures
the transmitter’s system interface.
Default values determined by
CKMODE pin setting upon power up or reset.
SMOD[1] SMOD[0]
0
Synchronous clock and data are passed through a
FIFO. The CDR is bypassed.
1
0
Synchronous data is passed through the CDR and
then through the FIFO.
0
1
Plesiochronous data is passed through the CDR to
recover a clock. FIFO is bypassed because the
data is not synchronous with the reference clock.
1
Loop Timing Mode Enable: The recovered receive
clock is used as the reference for the transmit DLL
and FIFO.
When PAR=1 (Master Control Register: bit 5), setting SMOD[1:0] = 11
will enable Loop Timing Mode.
Default values are determined by
CKMODE pin setting upon power up or reset as follows:
CKMODE Low
SMOD[1:0] default = 00 (no effect)
CKMODE Float
SMOD[1:0] default = 11 (loop-timing enable)
CKMODE High
SMOD[1:0] default = 01 (no effect)
2
MON
R/W
0
Receive Monitor Mode Enable:
0: Normal Operation
1: Adds 20dB of flat gain to the receive signal before equalization.
NOTE: Monitor mode is only available in CMI mode.
1:0
--
R/W
00
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3098EAESE+ | IC RS485/422 RX 32MBPS 16-SOIC |
| RM12WBP-5P | CONN PLUG 5POS W/PIN INSERT |
| RM12WBP-4P | CONN PLUG 4POS W/PIN INSERT |
| MAX233AEPP+G36 | IC TXRX RS232 5V 20-DIP |
| VE-B74-MX-F3 | CONVERTER MOD DC/DC 48V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78P2351-IGTR | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Single Channel OC-3/ STM1-E/ E4 LIU |
| 78P2351-IGTR/F | 功能描述:接口 - 专用 Single Ch OC-3/STM-1e/E4 LIU RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| 78P2351R | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter |
| 78P2351R-DB | 功能描述:界面开发工具 78P2351R Demo Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| 78P2351R-IM | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter |
发布紧急采购，3分钟左右您将得到回复。