- 您现在的位置：买卖IC网 > PDF目录16168 > 78P2352-DB/CMI (Maxim Integrated Products)BOARD DEMO 78P2352 COAX CABLE PDF资料下载
参数资料
| 型号： | 78P2352-DB/CMI |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 38/42页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 78P2352 COAX CABLE |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 5 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
Receive Loss of Signal
The 78P2352 includes a Loss of Signal (LOS)
detector. When the peak value of the received CMI
signal is less than approximately 19dB below
nominal for approximately 110 UI, Receive Loss of
Signal is asserted. The Rx LOS signal is cleared
when
the
received
signal
is
greater
than
approximately 18dB below nominal for 110 UI.
In ECL mode, the LOSx signal will be asserted when
there are no transitions for longer than 2.3
s. The
signal is cleared when there are more than 4
transitions in 32 UI. It is generally recommended to
use the LOS status signal from the optical
transceiver module.
During Rx LOS conditions, the receive clock will
remain on the last selected phase tap of the Rx DLL
outputting a stable clock while the receive data
outputs are squelched and held at logic ‘0’.
Note: Rx Loss of Signal detection is disabled
during Local Loopback and Receive Monitor
Modes.
Receive Loss of Lock
The 78P2352 includes an optional Receiver Loss of
Lock detector that will flag if the recovered Rx clock
frequency differs from the reference clock by more
than
±100ppm in an interval greater than 420s.
This condition is cleared when the frequencies are
less than
±100ppm off for more than 500s.
Notes:
1. During Rx Loss of Signal (RLOS), the Rx
Loss of Lock indicator is undefined and may
report either status.
2. For reliable operation, the LOLOR bit in the
Signal Control register should be toggled
upon power-up and configuration.
TRANSMITTER OPERATION
At the media interface, the transmit driver generates
an analog signal for transmission through either a
transformer and 75
coaxial cable or directly to a
fiber optics transceiver for electrical to optical
conversion.
At the host interface, the 78P2352 provides a
number interface options for compatibility with most
off-the-shelf framers and custom ASICs.
A
selectable 4-bit parallel or nibble interface is
available with both slave or master timing options as
well a serial LVPECL interface with various timing
recovery modes.
Each of the serial NRZ transmit timing modes can be
configured in HW mode or SW mode as shown in
the table below.
HW Control Pins SW Control Bits
Serial Mode
SDI_PAR
CKMODE PAR
SMOD[1:0]
Synchronous
clock + data
Low
0
0 0
Synchronous
data only
Low
Floating
0
1 0
Plesiochronou
s data only
Low
High
0
0 1
Loop-timing
n/a
X
11
Synchronous (Re-timing) Tx Serial Modes
In Figure 1, serial NRZ transmit data is input to
SIDxP/N pins at LVPECL levels. By default, the data
is latched in on the rising edge of SICKxP.
An
integrated FIFO decouples the on chip and off chip
clocks and re-clocks the data using a clean
synthesized clock generated from the provided
reference clock.
As such, the SICKxP/N clock
provided by the framer/mapper IC for both
channels must be source synchronous with the
provided reference clock when the FIFO is used.
TDK
78P2352
Framer/
Mapper
NRZ
140 / 155 MHz
System Reference Clock
SOxDP/N
SOxCKP/N
SIxDP/N
CKREFP/N
RXxP/N
CMIxP/N
XFMR
CMI
Coax
140 / 155 MHz
SIxCKP/N
Figure 1: Synchronous clock and data available
(Tx CDR bypassed, FIFO enabled)
If an off-chip serial transmit clock is not available, as
in Figure 2, the 78P2352 can recover a Tx clock
from the serial NRZ data input and pass the data
through the clock decoupling FIFO. The data is then
re-clocked or re-timed using a clean synthesized
clock generated from the provided reference clock.
In this mode, the NRZ transmit source data for both
channels must be source synchronous with the
reference clock applied at CKREFP/N.
TDK
78P2352
Framer/
Mapper
NRZ
140 / 155 MHz
System Reference Clock
SOxDP/N
SOxCKP/N
SIxDP/N
CKREFP/N
RXxP/N
CMIxP/N
XFMR
CMI
Coax
Figure 2: Synchronous data only
(Tx CDR enabled, FIFO enabled)
相关PDF资料 |
PDF描述 |
|---|---|
| ECM30DCBN-S189 | CONN EDGECARD 60POS R/A .156 SLD |
| 500C602T040AB2B | CAP ALUM 6000UF 40V SCREW |
| 78P2351-DB/ECLM | BOARD DEMO 78P2351 W/OPT MODULE |
| M1RXK-2640K | IDC CABLE - MPR26K/MC26F/X |
| GSM08DRTN-S13 | CONN EDGECARD 16POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78P2352-IEL | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
| 78P2352-IEL/F | 功能描述:接口 - 专用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| 78P2352-IELR | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
| 78P2352-IELR/F | 功能描述:IC LIU SDH SONET 2CH 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| 78P2352-IGT | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
发布紧急采购，3分钟左右您将得到回复。