- 您现在的位置：买卖IC网 > PDF目录16168 > 78P2352-DB/CMI (Maxim Integrated Products)BOARD DEMO 78P2352 COAX CABLE PDF资料下载
参数资料
| 型号： | 78P2352-DB/CMI |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 5/42页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 78P2352 COAX CABLE |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 13 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
REGISTER DESCRIPTION (CONTINUED)
ADDRESS N-1: SIGNAL CONTROL REGISTER
BIT
NAME
TYPE
DFLT
VALUE
DESCRIPTION
7
TCMIINV
R/W
0
Transmit CMI Inversion:
This bit will flip the polarity of the transmit CMI data outputs at CMIxP/N.
For debug use only.
0: Normal
1: Invert
6
RCMIINV
R/W
0
Receive CMI Inversion:
This bit will flip the polarity of the receive CMI data inputs at RXxP/N. For
debug use only.
0: Normal
1: Invert
5
LOLOR
R/W
0
Receive Loss of Lock/Signal Override:
When high, the RXLOL and RXLOS signals will always remain low.
0: Normal
1: Forces LOS and LOL outputs to be low and resets counters
NOTE: For reliable operation of the Rx LOL detection circuitry, one must
manually reset the LOL counter by toggling this bit upon power-up or
initialization.
4
RLBK
R/W
0
3
LLBK
R/W
0
Analog Loopback Selection:
RLBK LLBK
0
Normal operation
1
0
Remote Loopback Enable: Recovered receive data
is looped back to the transmit driver for retransmission.
0
1
Local Loopback Enable: The transmit data is
looped back and used as the input to the receiver.
2
RCLKP
R/W
0
Receive Clock Inversion Select:
This bit will invert the receive output clock.
0: Normal. Data clocked out on falling edge of receive clock.
1: Invert. Data clocked out on the rising edge of receive clock.
1
TCLKP
R/W
0
Transmit Clock Inversion Select:
This bit will invert the transmit input system clock.
0: Normal. Data is clocked in on rising edge of the transmit clock.
1: Invert. Data is clocked in on the falling edge of the transmit clock.
0
FRST
R/W
0
FIFO Reset:
0: Normal operation
1: Reset FIFO pointers to default locations.
This reset should be initiated anytime the transmitter or IC powers up to
ensure the FIFO is centered after internal VCO clocks and external
transmit clocks are stable.
*Not required for Plesiochronous Serial Mode
相关PDF资料 |
PDF描述 |
|---|---|
| ECM30DCBN-S189 | CONN EDGECARD 60POS R/A .156 SLD |
| 500C602T040AB2B | CAP ALUM 6000UF 40V SCREW |
| 78P2351-DB/ECLM | BOARD DEMO 78P2351 W/OPT MODULE |
| M1RXK-2640K | IDC CABLE - MPR26K/MC26F/X |
| GSM08DRTN-S13 | CONN EDGECARD 16POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78P2352-IEL | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
| 78P2352-IEL/F | 功能描述:接口 - 专用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| 78P2352-IELR | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
| 78P2352-IELR/F | 功能描述:IC LIU SDH SONET 2CH 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| 78P2352-IGT | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
发布紧急采购，3分钟左右您将得到回复。