- 您现在的位置：买卖IC网 > PDF目录9756 > 78P2352-IGT/F (Maxim Integrated Products)IC LIU SDH SONET 2CH 128-LQFP PDF资料下载
参数资料
| 型号： | 78P2352-IGT/F |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 40/42页 |
| 文件大小： | 0K |
| 描述： | IC LIU SDH SONET 2CH 128-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 2/2 |
| 规程： | E4，OC-3，STM1-E |
| 电源电压： | 3.15 V ~ 3.45 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP 裸露焊盘 |
| 供应商设备封装： | 128-LQFP-EP（14x14） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 7 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
Transmit Driver
In CMI (electrical) mode, the CMIxP/N pins are
biased and terminated off-chip. They interface to
75
coaxial cable through a 1:1 wideband
transformer and coaxial RF connectors. Reference
application
notes
for
schematic
and
layout
guidelines.
The transmitter encodes the data using CMI line
coding and shapes an analog signal to meet the
appropriate ITU-T G.703 template. The CMI outputs
are tri-stated during transmit disable and transmit
power-down for redundancy applications and power-
savings.
Note: To avoid reflections causing unwanted
board noise, it’s recommended to power-down
unused transmit ports that are not terminated
with cable to an Rx input port.
When the CMI pin is low, the chip is in Fiber
(NRZ pass-through) mode and interfaces directly to
an optical transceiver module. The ECLxP/N pins
are internally biased and output NRZ data at
LVPECL levels.
The CMI driver, encoder and
decoder are disabled in Fiber (NRZ) mode.
Clock Synthesizer
The transmit clock synthesizer is a low-jitter DLL that
generates a 278.528/311.04 MHz clock for the CMI
encoder. It is also used in both the receive and
transmit sides for clock and data recovery.
This 2x line rate clock is also available at the
TXCKxP/N pins for downstream synchronization or
system debug.
Transmit Backplane Equalizer
An optional fixed LVPECL equalizer is integrated in
the transmit path for architectures that use LIUs on
active interface cards.
The fixed equalizer can
compensate for up to 1.5m of FR4 trace and can be
enabled by the TXOUT1 pin or TXEQ bit as follows:
TXOUT1 pin
TXEQ bit
Tx Equalizer
Low
1
Enabled
Float
0
Disabled
Transmit Loss of Lock
In transmit modes using the integrated CDR, the
78P2352 will declare a loss of lock condition when
there is no valid signal detected at the SIxDP/N data
inputs.
Note: The Tx LOL indicator is invalid and
undefined when the parallel (nibble) interface is
selected.
POWER-DOWN FUNCTION
Power-down controls are provided to allow the
78P2352 to be shut off.
Transmit and receive
power-down can be set independently through SW
control. Total power-down is achieved by powering
down both the transmitter and receiver.
Note: The serial interface and configuration
registers are not affected by power-down.
In HW mode, both transmitters can also be globally
powered down using the TXPD control pin.
LOOPBACK MODES
In SW mode, LLBKx and RLBKx bits in the Signal
Control Register are provided to activate the local
and remote loopback modes respectively.
In HW mode, the LPBKx pins can be used to
activate local and remote analog loopback modes as
shown in the table below.
LPBK pin Analog Loopback Mode
Low
Normal operation
Float
Remote (analog) Loopback:
Recovered receive clock and data
looped back directly to the transmit
driver. The CMI decoder and most of
transmit path is bypassed.
High
Local (analog) Loopback:
Transmit clock and data looped back to
receiver at the analog media interface.
Rx CDR
CMI
Decoder
RXxP/N
SOxDP/N
SOxCKP/N
POx[3:0]D
POxCK
PTOxCK
PIx[3:0]D
PIxCK
SIxCKP/N
SIxDP/N
FIFO
Tx CDR
Lock Detect
EACH CHANNEL: Rx
CMI
Encoder
ECLxP/N
CMIxP/N
TXxCKP/N
Lock Detect
EACH CHANNEL: Tx
Adaptive
Eq.
LOS Detect
PMOD, SMOD[1:0], PAR
LLBK
RLBK
CMI
Figure 6: Local (Analog) Loopback
Rx CDR
CMI
Decoder
RXxP/N
SOxDP/N
SOxCKP/N
POx[3:0]D
POxCK
PTOxCK
PIx[3:0]D
PIxCK
SIxCKP/N
SIxDP/N
FIFO
Tx CDR
Lock Detect
EACH CHANNEL: Rx
CMI
Encoder
ECLxP/N
CMIxP/N
TXxCKP/N
Lock Detect
EACH CHANNEL: Tx
Adaptive
Eq.
LOS Detect
PMOD, SMOD[1:0], PAR
LLBK
RLBK
CMI
Figure 7: Remote (Analog) Loopback
相关PDF资料 |
PDF描述 |
|---|---|
| MC100E116FNR2G | IC LINE RECEIVER QUINT 28-PLCC |
| VE-26V-IU-F1 | CONVERTER MOD DC/DC 5.8V 200W |
| VE-26M-IU-F4 | CONVERTER MOD DC/DC 10V 200W |
| DS3150QNC1+ | IC LIU DS3/E3/STS-1 28-PLCC |
| HI5812KIB | ADC 12BIT 50KSPS 1LSB 24-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78P2352-IGTR | 功能描述:接口 - 专用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| 78P2352-IGTR/F | 功能描述:接口 - 专用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| 78P236-IP | 制造商:SSI 功能描述: |
| 78P47404T15 | 制造商:n/a 功能描述:0.47MFD 400VDC caps |
| 78P7200 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Line Interface Unit |
发布紧急采购，3分钟左右您将得到回复。