- 您现在的位置：买卖IC网 > PDF目录163355 > 859S0424AGILF (INTEGRATED DEVICE TECHNOLOGY INC) 859S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 PDF资料下载
参数资料
| 型号： | 859S0424AGILF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 859S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 封装： | 4.40 X 7.80 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-24 |
| 文件页数： | 5/18页 |
| 文件大小： | 1530K |
| 代理商： | 859S0424AGILF |
ICS859S0424I
4:4, DIFFERENTIAL-TO-LVPECL/LVDS CLOCK MULTIPLEXER
PRELIMINARY
IDT / ICS LVPECL/LVDS CLOCK MULTIPLEXER
13
ICS859S0424AGI REV. A MAY 18, 2007
LVPECL Clock Input Interface
The PCLK /PCLK accepts LVPECL, CML, SSTL and other
differential signals. Both VSWING and VOH must meet the VPP and
VCMR input requirements. Figures 2A to 2E show interface
examples for the HiPerClockS PCLK/PCLK input driven by the
most common driver types. The input interfaces suggested here
are examples only. If the driver is from another vendor, use their
termination recommendation. Please consult with the vendor of the
driver component to confirm the driver termination requirements.
Figure 2A. HiPerClockS PCLK/PCLK Input
Driven by an Open Collector CML Driver
Figure 2C. HiPerClockS PCLK/PCLK Input
Driven by a 3.3V LVPECL Driver
Figure 2E. HiPerClockS PCLK/PCLK Input
Driven by an SSTL Driver
Figure 2B. HiPerClockS PCLK/PCLK Input
Driven by a Built-In Pullup CML Driver
Figure 2D. HiPerClockS PCLK/PCLK Input Driven by
a 3.3V LVPECL Driver with AC Couple
Figure 2F. HiPerClockS PCLK/PCLK Input
Driven by a 3.3V LVDS Driver
R1
50
R2
50
1.8V
Zo = 50
Zo = 50
CLK
nCLK
3.3V
LVHSTL
IDT
HiPerClockS
LVHSTL Driver
HiPerClockS
Input
R3
125
R4
125
R1
84
R2
84
3.3V
Zo = 50
Zo = 50
PCLK
nPCLK
3.3V
LVPECL
HiPerClockS
Input
PCLK
nPCLK
HiPerClockS
PCLK/nPCLK
SSTL
2.5V
Zo = 60
Zo = 60
2.5V
3.3V
R1
120
R2
120
R3
120
R4
120
3.3V
R1
100
CML Built-In Pullup
PCLK
nPCLK
3.3V
HiPerClockS
PCLK/nPCLK
Zo = 50
Zo = 50
R3
84
R4
84
R1
125
R2
125
R5
100 - 200
R6
100 - 200
PCLK
nPCLK
3.3V LVPECL
3.3V
Zo = 50
Zo = 50
3.3V
HiPerClockS
PCLK/nPCLK
C1
C2
PCLK
nPCLK
3.3V
HiPerClockS
PCLK/nPCLK
R3
1k
R4
1k
R1
1k
R2
1k
3.3V
Zo = 50
Zo = 50
3.3V
C1
C2
R5
100
LVDS
相关PDF资料 |
PDF描述 |
|---|---|
| 85HFL10S02R | 75 A, 1000 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 85HFLR80S10 | 85 A, 800 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 85HFR20M | 85 A, 200 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 85HFR60 | 85 A, 600 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 86010T-B-2PD | 2 CONTACT(S), TITANIUM, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 859S1601AGILFT | 制造商:Integrated Device Technology Inc 功能描述:859S1601AGILFT - Tape and Reel |
| 859S1601BGILF | 功能描述:Clock Multiplexer IC 250MHz 24-TSSOP (0.173", 4.40mm Width) 制造商:idt, integrated device technology inc 系列:- 包装:管件 零件状态:过期 类型:多路复用器 电路数:1 比率 - 输入:输出:16:1 差分 - 输入:输出:无/是 输入:LVCMOS，LVTTL 输出:LVDS，LVPECL 频率 - 最大值:250MHz 电压 - 电源:2.375 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:24-TSSOP 标准包装:62 |
| 859S1601BGILFT | 制造商:Integrated Device Technology Inc 功能描述:859S1601BGILFT - Tape and Reel |
| 85A100M50DF | 制造商:NATIONAL ELECTRONICS INC. 功能描述:CAPE |
| 85A155J | 制造商:Elpac Power Systems 功能描述:FA155-050J |
发布紧急采购，3分钟左右您将得到回复。