参数资料
型号: 932S825YGLFT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
封装: 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-64
文件页数: 20/20页
文件大小: 225K
代理商: 932S825YGLFT
9
ICS932S825
1276F—12/02/08
AC Electrical Characteristics - Low Power Differential CPU Outputs
TA = 0 - 70°C; VDD = 3.3 V +/-5%; CL =AMD64 Processor Test Load
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
NOTES
Crossing Point Variation
V
CROSS
Single-ended Measurement
140
mV
1
Frequency
f
198.8
200
MHz
2
Long Term Accuracy
ppm
-300
300
ppm3
Rising Edge Slew Rate
tSLR
Differential Measurement
0.5
10
V/ns
4,5
Falling Edge Slew Rate
tFLR
Differential Measurement
0.5
10
V/ns
4,5
CPU Jitter - Cycle to
Cycle
CPUJC2C
Differential Measurement
150
ps
6
CPU Jitter - Accumulated
CPUJACC
Over a 10 uS period
-1
1
ns
7
Maximum Output Voltage
VHIGH
Includes overshoot, single-ended
measurement
1150
mV
1
Minimum Output Voltage
VLOW
Includes undershoot, single-ended
measurement
-300
mV
1
Differential Voltage Swing
Peak-to-Peak
VDPK-PK
Differential Measurement
400
2400
mV
8
Differential Voltage
VD
Differential Measurement
200
1200
mV
9
Change in VD DC cycle-to-
cycle
V
D
Single-ended Measurement
-75
75
mV
10
Duty Cycle
DCYC
Differential Measurement
45
55
%
11
CPU[6:0] Skew
CPUSKEW10
Differential Measurement
250
ps
Notes on Electrical Characteristics (Guaranteed by design and characterization, not 100% tested in production):
2 Minimum frequency results from 0.5% down spread.
3 Measured with spread spectrum off.
4 This parameter is intended to give guidance for simulation.
6 Between any two adjacent cycles.
10 The difference in magnitude of two adjacent V
DDC measurements. VDDC is the stable post overshoot and ring-back part
11 Defined as tHIGH/tCYCLE
8 V
DPK-PK is the overall magnitude of the differential signal.
9 V
DMIN is the amplitude of the ring-back differential measurement, guaranteed by design, that ring-back will not cross 0V
VD. VDMAX is the largest amplitude allowed.
1Single-ended measurement at crossing point. Value is max-min over all time. DC value of common mode is not important due to
the blocking cap.
5 Differential measurement through the range of +/-100mV
7 Accumulated over a 10 uS time periode, measured with JIT2 TIE at 50ps interval.
相关PDF资料
PDF描述
932S825YGT 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
0550420000 25 A, MODULAR TERMINAL BLOCK, 1 DECK
932S890CKLFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC72
0550660000 120 A, MODULAR TERMINAL BLOCK, 1 ROW, 1 DECK
9330-10375 POWER/SIGNAL RELAY, DPDT, MOMENTARY, 10A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
相关代理商/技术参数
参数描述
932S890CKLF 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
932S890CKLFT 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
932SL901AKLF 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
932SL901AKLFT 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
932SQ420BGLF 制造商:Integrated Device Technology Inc 功能描述:SERVER MAIN CLOCK - CK420BQ