- 您现在的位置：买卖IC网 > PDF目录122717 > 935261475512 (NXP SEMICONDUCTORS) 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 PDF资料下载
参数资料
| 型号： | 935261475512 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 |
| 封装： | PLASTIC, MO-047AF, SOT-189-3, LCC-84 |
| 文件页数： | 10/59页 |
| 文件大小： | 383K |
| 代理商： | 935261475512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
Philips Semiconductors
Product specification
SC28L198
Octal UART for 3.3V and 5V supply voltage
1999 Jan 14
18
REGISTER DEFINITIONS
The operation of the Octal UART is programmed by writing control
words into the appropriate registers. Operational feedback is
provided via status registers which can be read by the host CPU.
The Octal UART addressing is loosely divided, by the address bit
A(7), into two parts:
1) That part which is concerned with the configuration of the chip
interface and communication modes.
This part controls the elements of host interface setup, interrupt
arbitration, I/O Port Configuration that part of the UART channel
definitions that do not change in normal data handling. This section
is listed in the ”Register Map, Control”.
2) That part concerned with the transmission and reception of the bit
streams.
This part concerns the data status, FIFO fill levels, data error
conditions, channel status, data flow control (hand shaking). This
section is listed in the ”Register Map, Data”.
The Global Configuration Control Register (GCCR) sets the type of
bus cycle, interrupt vector modification and the power up or down
mode.
Table 2. GCCR – Global Configuration Control Register
THIS IS A VERY IMPORTANT REGISTER! IT SHOULD BE THE FIRST REGISTER ADDRESSED DURING INITIALIZATION.
Bit 7
Bit 6
Bit 5:3
Bit 2:1
Bit 0
Reserved
Sync bus cycles
Reserved
IVC, Interrupt Vector Control
Power Down Mode
Reserved
Must be set to 0
0 – async cycles
1 – Sync, non–pipe–
lined cycle
Reserved
Set to 0
00 – no interrupt vector
01 – IVR
10 – IVR + channel code
11 – IVR + interrupt type + channel code
0 – Device enabled
1 – Power down
GCCR(7): This bit is reserved for future versions of this device. If
not set to zero most internal addressing will be disabled!
GCCR(6): Bus cycle selection
Controls the operation of the host interface logic. If reset, the power
on/reset default, the host interface can accommodate arbitrarily long
bus I/O cycles. If the bit is set, the Octal UART expects four Sclk
cycle bus I/O operations similar to those produced by an i80386
processor in non–pipelined mode. The major differences in these
modes are observed in the DACKN pin function. In Sync mode, no
negation of CEN is required between cycles.
GCCR(2:1): Interrupt vector configuration
The IVC field controls if and how the assertion of IACKN (the
interrupt acknowledge pin) will form the interrupt vector for the Octal
UART. If b’00, no vector will be presented during an IACKN cycle.
The bus will be driven high (xFF). If the field contains a b’01, the
contents of the IVR, Interrupt Vector Register, will be presented as
the interrupt vector without modification. If IVC = b’10, the channel
code will replace the 3 LSBs of the IVR; if IVC = b’11 then a modified
interrupt type and channel code replace the 5 LSBs of the IVR.
Note: The modified type field IVR(4:3) is:
10
Receiver w/o error
11
Receiver with error
01
Transmitter
00
All remaining sources
GCCR(0): Power down control
Controls the power down function. During power down the internal
oscillator is disabled, interrupt arbitration and all data
transmission/reception activities cease, and all processing for input
change detection, BRG counter/timers and Address/Xon./Xoff
recognition is disabled.
Note: For maximum power savings it is recommended that all
switching inputs be stopped and all input voltage levels be within 0.5
volt of the Vcc and Vss power supply levels.
To switch from the asynchronous to the synchronous bus cycle
mode, a single write operation to the GCCR, terminated by a
negation of the CEN pin, is required. This cycle may be 4 cycles
long if the setup time of the CEN edge to Sclk can be guaranteed.
The host CPU must ensure that a minimum of two Sclk cycles
elapse before the initiation of the next (synchronous) bus cycle(s).
A hardware or software reset is recommended for the unlikely
requirement of returning to the asynchronous bus cycling mode.
MR – Mode Registers
The user must exercise caution when changing the mode of running
receivers, transmitters or BRG counter/timers. The selected mode
will be activated immediately upon selection, even if this occurs
during the reception or transmission of a character. It is also
possible to disrupt internal controllers by changing modes at critical
times, thus rendering later transmission or reception faulty or
impossible. An exception to this policy is switching from auto–echo
or remote loop back modes to normal mode. If the deselection
occurs just after the receiver has sampled the stop bit (in most
cases indicated by the assertion of the channel’s RxRDY bit) and
the transmitter is enabled, the transmitter will remain in auto–echo
mode until the end of the transmission of the stop bit.
相关PDF资料 |
PDF描述 |
|---|---|
| 9LPRS365BKLF | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 |
| 91W-G28AC-6-CG9 | SINGLE COLOR DISPLAY CLUSTER, GREEN, 7.1 mm |
| 91W-G5AC-6-CW0 | SINGLE COLOR DISPLAY CLUSTER, GREEN, 7.1 mm |
| 94W-EAY2-S0 | SINGLE COLOR LED, AMBER, 8.5 mm |
| 94W-EAY28H-CA0 | SINGLE COLOR LED, AMBER, 8.5 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
发布紧急采购，3分钟左右您将得到回复。