- 您现在的位置：买卖IC网 > PDF目录4268 > 93C86CT-E/MNY (Microchip Technology)IC EEPROM SER 16K 1024X16 8TDFN PDF资料下载
参数资料
| 型号： | 93C86CT-E/MNY |
| 厂商： | Microchip Technology |
| 文件页数： | 11/38页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM SER 16K 1024X16 8TDFN |
| 标准包装： | 3,300 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 16K（2K x 8 或 1K x 16） |
| 速度： | 3MHz |
| 接口： | Microwire 3 线串行 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
93AA86A/B/C, 93LC86A/B/C, 93C86A/B/C
3.0
PIN DESCRIPTIONS
TABLE 3-1:
PIN DESCRIPTIONS
Name
CS
CLK
DI
DO
V SS
ORG
PE
V CC
PDIP
1
2
3
4
5
6
7
8
SOIC
1
2
3
4
5
6
7
8
TSSOP
1
2
3
4
5
6
7
8
MSOP
1
2
3
4
5
6
7
8
DFN (1)
1
2
3
4
5
6
7
8
TDFN (1)
1
2
3
4
5
6
7
8
SOT-23
5
4
3
1
2
—
—
6
Function
Chip Select
Serial Clock
Data In
Data Out
Ground
Organization/93XX86C only
Program Enable/93XX86C only
Power Supply
Note 1:
The exposed pad on the DFN/TDFN package may be connected to Vss or left floating.
3.1
Chip Select (CS)
3.3
Data In (DI)
A high level selects the device; a low level deselects
the device and forces it into Standby mode. However, a
programming cycle which is already in progress will be
Data In (DI) is used to clock in a Start bit, opcode,
address and data, synchronously with the CLK input.
completed, regardless of the Chip Select (CS) input
signal. If CS is brought low during a program cycle, the
3.4
Data Out (DO)
device will go into Standby mode as soon as the
programming cycle is completed.
CS must be low for 250 ns minimum (T CSL ) between
consecutive instructions. If CS is low, the internal
control logic is held in a Reset status.
Data Out (DO) is used in the Read mode to output data
synchronously with the CLK input (T PD after the
positive edge of CLK).
This pin also provides Ready/ Busy status information
during erase and write cycles. Ready/ Busy status
information is available on the DO pin if CS is brought
3.2
Serial Clock (CLK)
high after being low for minimum Chip Select low time
(T CSL ), and an erase or write operation has been
The Serial Clock is used to synchronize the communi-
cation between a master device and the 93XX series
device. Opcodes, address and data bits are clocked in
on the positive edge of CLK. Data bits are also clocked
out on the positive edge of CLK.
CLK can be stopped anywhere in the transmission
initiated.
The Status signal is not available on DO if CS is held
low during the entire erase or write cycle. In this case,
DO is in the High-Z mode. If status is checked after the
erase/write cycle, the data line will be high to indicate
the device is ready.
sequence (at high or low level) and can be continued
anytime with respect to clock high time (T CKH ) and
clock low time (T CKL ). This gives the controlling master
freedom in preparing opcode, address and data.
CLK is a “don't care” if CS is low (device deselected). If
CS is high, but the Start condition has not been
Note:
3.5
After a programming cycle is complete,
issuing a Start bit and then taking CS low
will clear the Ready/ Busy status from DO.
Organization (ORG)
detected (DI = 0 ), any number of clock cycles can be
received by the device without changing its status (i.e.,
waiting for a Start condition).
CLK cycles are not required during the self-timed write
(i.e., auto erase/write) cycle.
After detection of a Start condition the specified number
of clock cycles (respectively low-to-high transitions of
CLK) must be provided. These clock cycles are
required to clock in all required opcode, address and
data bits before an instruction is executed. CLK and DI
then become “don't care” inputs waiting for a new Start
condition to be detected.
? 2003-2012 Microchip Technology Inc.
When the ORG pin is connected to V CC or logic high,
the (x16) memory organization is selected. When the
ORG pin is tied to V SS or logic low, the (x8) memory
organization is selected. For proper operation, ORG
must be tied to a valid logic level.
93XX86A devices are always (x8) organization and
93XX86B devices are always (x16) organization.
DS21797L-page 11
相关PDF资料 |
PDF描述 |
|---|---|
| 25LC040AT-E/MNY | IC EEPROM SER 4K 512X8 8TDFN |
| XC3S1400A-4FG484I | IC SPARTAN-3A FPGA 1400K 484FBGA |
| 25AA160DT-I/SN | IC SRL EEPROM 2KX8 1.8V 8-SOIC |
| 552723-2 | LATCH, LOCKING, CHAMP-LOK |
| 25LC160CT-I/SN | IC SRL EEPROM 2KX8 2.5V 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 93C86CTEMSG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:16K Microwire Compatible Serial EEPROM |
| 93C86CTEOTG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:16K Microwire Compatible Serial EEPROM |
| 93C86CTEPG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:16K Microwire Compatible Serial EEPROM |
| 93C86CTESNG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:16K Microwire Compatible Serial EEPROM |
| 93C86CTESTG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:16K Microwire Compatible Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。