参数资料
型号: 94228BFLF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 233.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封装: 0.300 INCH, LEAD FREE, MO-118, SSOP-48
文件页数: 8/19页
文件大小: 189K
代理商: 94228BFLF
16
ICS94228
0447E—05/07/04
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part.
PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering
down the clock synthesizer.
Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven
to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS.
The power down latency should be as short as possible but conforming to the sequence requirements shown below.
PCI_STOP# and CPU_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz
clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping
and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94228 device).
2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.
CPUCLKT
CPUCLKC
PCICLK
VCO
Crystal
PD#
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS94228. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the ICS94228 internally. The minimum that the PCICLK clocks are enabled
(PCI_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a
full high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one
PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94228 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS94228.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
CPUCLK
(Internal)
PCICLK_F
(Internal)
PCICLK_F
(Free-running)
CPU_STOP#
PCICLK
PCI_STOP#
相关PDF资料
PDF描述
943-F4V-2D-1D0-360E POSITION, LINEAR SENSOR-ULTRASONIC, 30-400mm, 4-20mA, CYLINDRICAL
943-F4V-2D-001-360E POSITION, LINEAR SENSOR-ULTRASONIC, 30-400mm, 500mA, CYLINDRICAL
943-F4Y-2D-001-360E POSITION, LINEAR SENSOR-ULTRASONIC, 30-400mm, 500mA, CYLINDRICAL
943-F4Y-2D-1C0-360E POSITION, LINEAR SENSOR-ULTRASONIC, 30-400mm, 0-10V, CYLINDRICAL
943-F4Y-2D-1D0-360E POSITION, LINEAR SENSOR-ULTRASONIC, 30-400mm, 4-20mA, CYLINDRICAL
相关代理商/技术参数
参数描述
94228BFLFT 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE PLL CLOCK GEN DUAL 48SSOP - Tape and Reel
9422-9113-000 功能描述:RF 连接器 SMA F STR BHD SP RoHS:否 制造商:Bomar Interconnect 产品:Connectors 射频系列:BNC 型式:Jack (Female) 极性: 触点电镀:Gold 阻抗: 端接类型:Solder 主体类型:Straight Bulkhead 电缆类型:
942292703400355 制造商:AVX Corporation 功能描述:VARICON - Bulk
94-2294 制造商:International Rectifier 功能描述:
9422A1 制造商:Square D by Schneider Electric 功能描述:OPERATING MECHANISM HANDLE NEMA 制造商:Square D by Schneider Electric 功能描述:HANDLE MECHANISM; Accessory Type:Switch Disconnector; For Use With:Schneider Circuit Breakers ;RoHS Compliant: Yes