- 您现在的位置：买卖IC网 > PDF目录25565 > 9DB833AGILFT (INTEGRATED DEVICE TECHNOLOGY INC) 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF资料下载
参数资料
| 型号： | 9DB833AGILFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封装： | ROHS COMPLIANT, TSSOP-48 |
| 文件页数： | 16/18页 |
| 文件大小： | 226K |
| 代理商： | 9DB833AGILFT |
9DB833
EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN3
IDT
EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN3
7
9DB833
REV C 052411
Electrical Characteristics–DIF 0.7V Current Mode Differential Outputs
Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characterisitics
TA = TCOM or TIND; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Slew rate
Trf
Scope averaging on
1
2
4
V/ns
1, 2, 3
Slew rate matching
ΔTrf
Slew rate matching, Scope averaging on
20
%
1, 2, 4
Voltage High
VHigh
660
800
850
1
Voltage Low
VLow
-150
150
1
Max Voltage
Vmax
1150
1
Min Voltage
Vmin
-300
1
Vsw ing
Vswing
Scope averaging off
300
mV
1, 2
Crossing Voltage (abs)
Vcross_abs
Scope averaging off
250
550
mV
1, 5
Crossing Voltage (var)
Δ-Vcross
Scope averaging off
140
mV
1, 6
2 Measured from differential waveform
6 The total variation of all Vcross measurements in any particular system. Note that this is a subset of V_cross_min/max (V_cross absolute)
allowed. The intent is to limit Vcross induced modulation by setting V_cross_delta to be smaller than V_cross absolute.
mV
Statistical measurement on single-ended signal
using oscilloscope math function. (Scope averaging
on)
Measurement on single ended signal using absolute
value. (Scope averaging off)
mV
1Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/(3xR
R). Fo r RR = 475 (1%), IREF = 2. 32mA. IOH =
6 x I
REF and VOH = 0.7 V @ ZO=50 (100 different ial im peda nce).
3 Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around
differential 0V.
4 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the
average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the
oscilloscope is to use for the edge rate calculations.
5
Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e.
Clock rising and Clock# falling).
TA = TCOM or TI ND; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
-3dB point in High BW Mode
2
2.7
4
MHz
1
-3dB point in Low BW Mode
0.7
1.1
1.4
MHz
1
PLL Jitter Peaking
t
JPEAK
Peak Pass band Gain
1.5
2
dB
1
Duty C ycle
t
DC
Measured differentially, PLL Mode
45
49
55
%
1
Duty Cycle D istortion
tDCD
Measured differentially, Bypass Mode @100MH z
-2
2
%
1,4
tpdBYP
Bypass Mode, VT = 50%
2500
4500/
4900
ps
1,5
t
pdPLL
PLL Mode V
T =
50%
-250
-50
250
ps
1
Skew, Output to Output
tsk3
VT = 50%
50/60
ps
1,5
PLL mode
50
ps
1,3
Additive Jitter in Bypass Mode
50
ps
1,3
1Guaranteed by design and characterization, not 100% tested in production.
2 I
REF = VDD /(3xRR). For RR = 475 (1%), IREF = 2.3 2mA . IOH = 6 x IREF and VOH = 0.7V @ ZO=50 .
3 Measured from differential waveform
4 Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.
5 First number is commercial temp, second number is industrial temp.
Skew, Input to Output
Jitter, Cycle to cycle
tjcyc-cyc
PLL Bandwidth
BW
相关PDF资料 |
PDF描述 |
|---|---|
| 9DB833AFILFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9DB833AFLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9DB833AFLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 9DBL411AGLFT | LOW SKEW CLOCK DRIVER, PDSO20 |
| 9DBL411AKLFT | LOW SKEW CLOCK DRIVER, PQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9DB833AGLF | 功能描述:时钟缓冲器 8 OUTPUT PCIE GEN3 BUFFER RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| 9DB833AGLFT | 功能描述:时钟缓冲器 8 OUTPUT PCIE GEN3 BUFFER RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| 9DBL0242BKILF | 功能描述:IC CLK FANOUT/BUFF ZD 24VFQFPN 制造商:idt, integrated device technology inc 系列:- 包装:托盘 零件状态:在售 PLL:是 主要用途:PCI Express（PCIe） 输入:HCSL 输出:HCSL 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:是/是 频率 - 最大值:200MHz 电压 - 电源:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商器件封装:24-VFQFPN（4x4） 标准包装:490 |
| 9DBL0252BKILF | 功能描述:CLOCK BUFFER 3.3V LP-HCSL PCIE 制造商:idt, integrated device technology inc 系列:* 包装:托盘 零件状态:在售 PLL:是 主要用途:PCI Express（PCIe） 输入:HCSL 输出:HCSL 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:是/是 频率 - 最大值:200MHz 电压 - 电源:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商器件封装:24-VFQFPN（4x4） 标准包装:490 |
| 9DBL0442BKILF | 功能描述:IC CLK FANOUT/BUFF ZD 32VFQFPN 制造商:idt, integrated device technology inc 系列:- 包装:托盘 零件状态:在售 PLL:是 主要用途:PCI Express（PCIe） 输入:HCSL 输出:HCSL 电路数:1 比率 - 输入:输出:1：4 差分 - 输入:输出:是/是 频率 - 最大值:200MHz 电压 - 电源:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商器件封装:32-VFQFPN（5x5） 标准包装:490 |
发布紧急采购，3分钟左右您将得到回复。