- 您现在的位置：买卖IC网 > PDF目录122717 > 9LRS3187BKLF (INTEGRATED DEVICE TECHNOLOGY INC) 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC32 PDF资料下载
参数资料
| 型号： | 9LRS3187BKLF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC32 |
| 封装： | ROHS COMPLIANT, PLASTIC, MLF-32 |
| 文件页数： | 3/20页 |
| 文件大小： | 193K |
| 代理商： | 9LRS3187BKLF |
IDT Programmable Timing Control Hub for Intel Based Systems
1602E—04/29/11
ICS9LRS3187B
Programmable Timing Control Hub for Intel Based Systems
11
Datasheet
AC Electrical Characteristics - Low Power Differential Outputs, Commercial Temperature Range
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS Notes
Rising Edge Slew Rate
tSLR
Averaging on
2.5
3.7
4
V/ns
2, 3
Falling Edge Slew Rate
tFLR
Averaging on
2.5
3.7
4
V/ns
2, 3
Slew Rate Variation
tSLVAR
Averaging on
3.6
20
%
1, 6
Differential Voltage Swing
VSWING
Averaging off
300
mV
2
Crossing Point Voltage
VXABS
Averaging off
300
446
550
mV
1,4,5
Crossing Point Variation
VXABSVAR
Averaging off
70
140
mV
1,4,9
Maximum Output Voltage
VHIGH
Averaging off
1150
mV
1,7
Minimum Output Voltage
VLOW
Averaging off
-300
mV
1,8
Duty Cycle
DCYC
Averaging on
45
49.8
55
%
2
CPU Skew
CPUSKEW
Averaging on
35
100
ps
SRC Skew
tSKEWSRC
Averaging on, SRC to SATA skew when Byte0, bit 1 = 0
259
350
ps
1Measurement taken for single ended waveform on a component test board (not in system)
2 Measurement taken from differential waveform on a component test board. (not in system)
3 Slew rate emastured through V_swing voltage range centered about differential zero
4 Vcross is defined at the voltage where Clock = Clock#, measured on a component test board (not in system)
5 Only applies to the differential rising edge (Clock rising, Clock# falling)
7 The max voltage including overshoot.
8 The min voltage including undershoot.
9 The total variation of all Vcross measurements in any particular system. Note this is a subset of V_cross min/mas (V_Cross absolute) allowed. The intent is to limit
Vcross induced modulation by setting C_cross_delta to be smaller than V_Cross absolute
6 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock
rising meets Clock# falling. The median cross point is used to calculate the voltage
NOTES: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production). CL = 2pF, Rs = 0 ohms.
Clock Jitter Specs - Low Power Differential Outputs, Commercial Temperature Range
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS Notes
CPU Jitter - Cycle to Cycle
CPUJC2C
Differential Measurement
50
85
ps
1
SRC/SATA Jitter - Cycle to Cycle
SRCJC2C
Differential Measurement
50
125
ps
1,2
DOT Jitter - Cycle to Cycle
DOTJC2C
Differential Measurement
50
250
ps
1
tjphasePLL
PCIe Gen 1
35
86
ps (p-
p)
1,2,3
tjphaseLo
PCIe Gen 2
10kHz < f < 1.5MHz
1.8
3
ps
(RMS)
1,2,3
tjphaseHigh
PCIe Gen 2
1.5MHz < f < Nyquist (50MHz)
2.3
3.1
ps
(RMS)
1,2,3
NOTES: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production). CL = 2pF, Rs = 0 ohms.
1JItter specs are specified as measured on a clock characterization board. System designers need to take special care not to use these numbers, as the in-system
performance will be somewhat degraded. The receiver EMTS (chispet or CPU) will have the receiver jitter specs as measured in a real system.
2 Phase jitter requirement: The designated Gen2 outputs will meet the reference clock jitter requirements from the PCI Express Gen2 Base Spec. The test is performed
on a component test board under quiet conditions with all outputs on.
SRC Phase Jitter
3See http://www.pcisig.com for complete specs
相关PDF资料 |
PDF描述 |
|---|---|
| 935262233118 | 16 I/O, PIA-GENERAL PURPOSE, PDSO24 |
| 935262403118 | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 935261475512 | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 |
| 9LPRS365BKLF | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 |
| 91W-G28AC-6-CG9 | SINGLE COLOR DISPLAY CLUSTER, GREEN, 7.1 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9LRS3187BKLFT | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 9LRS3197AKLF | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 9LRS3197AKLFT | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 9LRS4103AKLFT | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 9LRS4103BKLF | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。